soc/intel/xeon_sp/spr: Drop microcode constraints
[coreboot2.git] / src / soc / intel / braswell / bootblock / 
treea7c9ac3257564cd7ad1b353a844954c1a33bc717
drwxr-xr-x   ..
-rw-r--r-- 3237 bootblock.c