soc/intel/xeon_sp: Allow OS to control LTR and AERmain
[coreboot2.git] / src / mainboard / google / brya / variants / moli / include / 
treeddf220e288cc853fc82f2a7cfb560ab0666ff581
drwxr-xr-x   ..
drwxr-xr-x - variant