repo.or.cz
/
coreboot2.git
/
tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
history
|
HEAD
|
snapshot (
tar.gz
zip
)
soc/intel/xeon_sp: Allow OS to control LTR and AER
main
[coreboot2.git]
/
src
/
mainboard
/
google
/
brya
/
variants
/
xivu
/
memory
/
tree
0db1eb2e2c02b805f475479e7b58fc47fbb0a86d
drwxr-xr-x
..
-rw-r--r--
680
Makefile.mk
blob
|
blame
|
history
|
raw
-rw-r--r--
550
dram_id.generated.txt
blob
|
blame
|
history
|
raw
-rw-r--r--
640
mem_parts_used.txt
blob
|
blame
|
history
|
raw
