| blob | 27a925ec17d2df346ebb80efa0bc37f4e300e8c8 |
1 /*
2 * Copyright 2014 Chen-Yu Tsai
3 *
4 * Chen-Yu Tsai <wens@csie.org>
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * Or, alternatively,
22 *
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
30 * conditions:
31 *
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
34 *
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
43 */
45 #include "skeleton.dtsi"
47 #include <dt-bindings/interrupt-controller/arm-gic.h>
49 #include <dt-bindings/pinctrl/sun4i-a10.h>
51 / {
52 interrupt-parent = <&gic>;
54 chosen {
55 #address-cells = <1>;
56 #size-cells = <1>;
57 ranges;
59 framebuffer@0 {
60 compatible = "allwinner,simple-framebuffer",
61 "simple-framebuffer";
62 allwinner,pipeline = "de_be0-lcd0";
63 clocks = <&pll6 0>;
64 status = "disabled";
65 };
66 };
68 timer {
69 compatible = "arm,armv7-timer";
70 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
71 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
72 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
73 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
74 clock-frequency = <24000000>;
75 arm,cpu-registers-not-fw-configured;
76 };
78 cpus {
79 enable-method = "allwinner,sun8i-a23";
80 #address-cells = <1>;
81 #size-cells = <0>;
83 cpu@0 {
84 compatible = "arm,cortex-a7";
85 device_type = "cpu";
86 reg = <0>;
87 };
89 cpu@1 {
90 compatible = "arm,cortex-a7";
91 device_type = "cpu";
92 reg = <1>;
93 };
94 };
96 clocks {
97 #address-cells = <1>;
98 #size-cells = <1>;
99 ranges;
101 osc24M: osc24M_clk {
102 #clock-cells = <0>;
103 compatible = "fixed-clock";
104 clock-frequency = <24000000>;
105 clock-output-names = "osc24M";
106 };
108 osc32k: osc32k_clk {
109 #clock-cells = <0>;
110 compatible = "fixed-clock";
111 clock-frequency = <32768>;
112 clock-output-names = "osc32k";
113 };
115 pll1: clk@01c20000 {
116 #clock-cells = <0>;
117 compatible = "allwinner,sun8i-a23-pll1-clk";
118 reg = <0x01c20000 0x4>;
119 clocks = <&osc24M>;
120 clock-output-names = "pll1";
121 };
123 /* dummy clock until actually implemented */
124 pll5: pll5_clk {
125 #clock-cells = <0>;
126 compatible = "fixed-clock";
127 clock-frequency = <0>;
128 clock-output-names = "pll5";
129 };
131 pll6: clk@01c20028 {
132 #clock-cells = <1>;
133 compatible = "allwinner,sun6i-a31-pll6-clk";
134 reg = <0x01c20028 0x4>;
135 clocks = <&osc24M>;
136 clock-output-names = "pll6", "pll6x2";
137 };
139 cpu: cpu_clk@01c20050 {
140 #clock-cells = <0>;
141 compatible = "allwinner,sun4i-a10-cpu-clk";
142 reg = <0x01c20050 0x4>;
144 /*
145 * PLL1 is listed twice here.
146 * While it looks suspicious, it's actually documented
147 * that way both in the datasheet and in the code from
148 * Allwinner.
149 */
150 clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll1>;
151 clock-output-names = "cpu";
152 };
154 axi: axi_clk@01c20050 {
155 #clock-cells = <0>;
156 compatible = "allwinner,sun8i-a23-axi-clk";
157 reg = <0x01c20050 0x4>;
158 clocks = <&cpu>;
159 clock-output-names = "axi";
160 };
162 ahb1: ahb1_clk@01c20054 {
163 #clock-cells = <0>;
164 compatible = "allwinner,sun6i-a31-ahb1-clk";
165 reg = <0x01c20054 0x4>;
166 clocks = <&osc32k>, <&osc24M>, <&axi>, <&pll6 0>;
167 clock-output-names = "ahb1";
168 };
170 apb1: apb1_clk@01c20054 {
171 #clock-cells = <0>;
172 compatible = "allwinner,sun4i-a10-apb0-clk";
173 reg = <0x01c20054 0x4>;
174 clocks = <&ahb1>;
175 clock-output-names = "apb1";
176 };
178 ahb1_gates: clk@01c20060 {
179 #clock-cells = <1>;
180 compatible = "allwinner,sun8i-a23-ahb1-gates-clk";
181 reg = <0x01c20060 0x8>;
182 clocks = <&ahb1>;
183 clock-indices = <1>, <6>,
184 <8>, <9>, <10>,
185 <13>, <14>,
186 <19>, <20>,
187 <21>, <24>, <26>,
188 <29>, <32>, <36>,
189 <40>, <44>, <46>,
190 <52>, <54>,
191 <57>;
192 clock-output-names = "ahb1_mipidsi", "ahb1_dma",
193 "ahb1_mmc0", "ahb1_mmc1", "ahb1_mmc2",
194 "ahb1_nand", "ahb1_sdram",
195 "ahb1_hstimer", "ahb1_spi0",
196 "ahb1_spi1", "ahb1_otg", "ahb1_ehci",
197 "ahb1_ohci", "ahb1_ve", "ahb1_lcd",
198 "ahb1_csi", "ahb1_be", "ahb1_fe",
199 "ahb1_gpu", "ahb1_spinlock",
200 "ahb1_drc";
201 };
203 apb1_gates: clk@01c20068 {
204 #clock-cells = <1>;
205 compatible = "allwinner,sun8i-a23-apb1-gates-clk";
206 reg = <0x01c20068 0x4>;
207 clocks = <&apb1>;
208 clock-indices = <0>, <5>,
209 <12>, <13>;
210 clock-output-names = "apb1_codec", "apb1_pio",
211 "apb1_daudio0", "apb1_daudio1";
212 };
214 apb2: clk@01c20058 {
215 #clock-cells = <0>;
216 compatible = "allwinner,sun4i-a10-apb1-clk";
217 reg = <0x01c20058 0x4>;
218 clocks = <&osc32k>, <&osc24M>, <&pll6 0>, <&pll6 0>;
219 clock-output-names = "apb2";
220 };
222 apb2_gates: clk@01c2006c {
223 #clock-cells = <1>;
224 compatible = "allwinner,sun8i-a23-apb2-gates-clk";
225 reg = <0x01c2006c 0x4>;
226 clocks = <&apb2>;
227 clock-indices = <0>, <1>,
228 <2>, <16>,
229 <17>, <18>,
230 <19>, <20>;
231 clock-output-names = "apb2_i2c0", "apb2_i2c1",
232 "apb2_i2c2", "apb2_uart0",
233 "apb2_uart1", "apb2_uart2",
234 "apb2_uart3", "apb2_uart4";
235 };
237 mmc0_clk: clk@01c20088 {
238 #clock-cells = <1>;
239 compatible = "allwinner,sun4i-a10-mmc-clk";
240 reg = <0x01c20088 0x4>;
241 clocks = <&osc24M>, <&pll6 0>;
242 clock-output-names = "mmc0",
243 "mmc0_output",
244 "mmc0_sample";
245 };
247 mmc1_clk: clk@01c2008c {
248 #clock-cells = <1>;
249 compatible = "allwinner,sun4i-a10-mmc-clk";
250 reg = <0x01c2008c 0x4>;
251 clocks = <&osc24M>, <&pll6 0>;
252 clock-output-names = "mmc1",
253 "mmc1_output",
254 "mmc1_sample";
255 };
257 mmc2_clk: clk@01c20090 {
258 #clock-cells = <1>;
259 compatible = "allwinner,sun4i-a10-mmc-clk";
260 reg = <0x01c20090 0x4>;
261 clocks = <&osc24M>, <&pll6 0>;
262 clock-output-names = "mmc2",
263 "mmc2_output",
264 "mmc2_sample";
265 };
267 usb_clk: clk@01c200cc {
268 #clock-cells = <1>;
269 #reset-cells = <1>;
270 compatible = "allwinner,sun8i-a23-usb-clk";
271 reg = <0x01c200cc 0x4>;
272 clocks = <&osc24M>;
273 clock-output-names = "usb_phy0", "usb_phy1", "usb_hsic",
274 "usb_hsic_12M", "usb_ohci0";
275 };
276 };
278 soc@01c00000 {
279 compatible = "simple-bus";
280 #address-cells = <1>;
281 #size-cells = <1>;
282 ranges;
284 dma: dma-controller@01c02000 {
285 compatible = "allwinner,sun8i-a23-dma";
286 reg = <0x01c02000 0x1000>;
287 interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
288 clocks = <&ahb1_gates 6>;
289 resets = <&ahb1_rst 6>;
290 #dma-cells = <1>;
291 };
293 mmc0: mmc@01c0f000 {
294 compatible = "allwinner,sun5i-a13-mmc";
295 reg = <0x01c0f000 0x1000>;
296 clocks = <&ahb1_gates 8>,
297 <&mmc0_clk 0>,
298 <&mmc0_clk 1>,
299 <&mmc0_clk 2>;
300 clock-names = "ahb",
301 "mmc",
302 "output",
303 "sample";
304 resets = <&ahb1_rst 8>;
305 reset-names = "ahb";
306 interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
307 status = "disabled";
308 #address-cells = <1>;
309 #size-cells = <0>;
310 };
312 mmc1: mmc@01c10000 {
313 compatible = "allwinner,sun5i-a13-mmc";
314 reg = <0x01c10000 0x1000>;
315 clocks = <&ahb1_gates 9>,
316 <&mmc1_clk 0>,
317 <&mmc1_clk 1>,
318 <&mmc1_clk 2>;
319 clock-names = "ahb",
320 "mmc",
321 "output",
322 "sample";
323 resets = <&ahb1_rst 9>;
324 reset-names = "ahb";
325 interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
326 status = "disabled";
327 #address-cells = <1>;
328 #size-cells = <0>;
329 };
331 mmc2: mmc@01c11000 {
332 compatible = "allwinner,sun5i-a13-mmc";
333 reg = <0x01c11000 0x1000>;
334 clocks = <&ahb1_gates 10>,
335 <&mmc2_clk 0>,
336 <&mmc2_clk 1>,
337 <&mmc2_clk 2>;
338 clock-names = "ahb",
339 "mmc",
340 "output",
341 "sample";
342 resets = <&ahb1_rst 10>;
343 reset-names = "ahb";
344 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
345 status = "disabled";
346 #address-cells = <1>;
347 #size-cells = <0>;
348 };
350 ehci0: usb@01c1a000 {
351 compatible = "allwinner,sun8i-a23-ehci", "generic-ehci";
352 reg = <0x01c1a000 0x100>;
353 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
354 clocks = <&ahb1_gates 26>;
355 resets = <&ahb1_rst 26>;
356 phys = <&usbphy 1>;
357 phy-names = "usb";
358 status = "disabled";
359 };
361 ohci0: usb@01c1a400 {
362 compatible = "allwinner,sun8i-a23-ohci", "generic-ohci";
363 reg = <0x01c1a400 0x100>;
364 interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
365 clocks = <&ahb1_gates 29>, <&usb_clk 16>;
366 resets = <&ahb1_rst 29>;
367 phys = <&usbphy 1>;
368 phy-names = "usb";
369 status = "disabled";
370 };
372 pio: pinctrl@01c20800 {
373 /* compatible gets set in SoC specific dtsi file */
374 reg = <0x01c20800 0x400>;
375 /* interrupts get set in SoC specific dtsi file */
376 clocks = <&apb1_gates 5>;
377 gpio-controller;
378 interrupt-controller;
379 #interrupt-cells = <3>;
380 #gpio-cells = <3>;
382 uart0_pins_a: uart0@0 {
383 allwinner,pins = "PF2", "PF4";
384 allwinner,function = "uart0";
385 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
386 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
387 };
389 mmc0_pins_a: mmc0@0 {
390 allwinner,pins = "PF0", "PF1", "PF2",
391 "PF3", "PF4", "PF5";
392 allwinner,function = "mmc0";
393 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
394 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
395 };
397 mmc1_pins_a: mmc1@0 {
398 allwinner,pins = "PG0", "PG1", "PG2",
399 "PG3", "PG4", "PG5";
400 allwinner,function = "mmc1";
401 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
402 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
403 };
405 mmc2_8bit_pins: mmc2_8bit {
406 allwinner,pins = "PC5", "PC6", "PC8",
407 "PC9", "PC10", "PC11",
408 "PC12", "PC13", "PC14",
409 "PC15";
410 allwinner,function = "mmc2";
411 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
412 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
413 };
415 i2c0_pins_a: i2c0@0 {
416 allwinner,pins = "PH2", "PH3";
417 allwinner,function = "i2c0";
418 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
419 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
420 };
422 i2c1_pins_a: i2c1@0 {
423 allwinner,pins = "PH4", "PH5";
424 allwinner,function = "i2c1";
425 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
426 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
427 };
429 i2c2_pins_a: i2c2@0 {
430 allwinner,pins = "PE12", "PE13";
431 allwinner,function = "i2c2";
432 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
433 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
434 };
435 };
437 ahb1_rst: reset@01c202c0 {
438 #reset-cells = <1>;
439 compatible = "allwinner,sun6i-a31-clock-reset";
440 reg = <0x01c202c0 0xc>;
441 };
443 apb1_rst: reset@01c202d0 {
444 #reset-cells = <1>;
445 compatible = "allwinner,sun6i-a31-clock-reset";
446 reg = <0x01c202d0 0x4>;
447 };
449 apb2_rst: reset@01c202d8 {
450 #reset-cells = <1>;
451 compatible = "allwinner,sun6i-a31-clock-reset";
452 reg = <0x01c202d8 0x4>;
453 };
455 timer@01c20c00 {
456 compatible = "allwinner,sun4i-a10-timer";
457 reg = <0x01c20c00 0xa0>;
458 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
459 <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
460 clocks = <&osc24M>;
461 };
463 wdt0: watchdog@01c20ca0 {
464 compatible = "allwinner,sun6i-a31-wdt";
465 reg = <0x01c20ca0 0x20>;
466 interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
467 };
469 lradc: lradc@01c22800 {
470 compatible = "allwinner,sun4i-a10-lradc-keys";
471 reg = <0x01c22800 0x100>;
472 interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
473 status = "disabled";
474 };
476 uart0: serial@01c28000 {
477 compatible = "snps,dw-apb-uart";
478 reg = <0x01c28000 0x400>;
479 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
480 reg-shift = <2>;
481 reg-io-width = <4>;
482 clocks = <&apb2_gates 16>;
483 resets = <&apb2_rst 16>;
484 dmas = <&dma 6>, <&dma 6>;
485 dma-names = "rx", "tx";
486 status = "disabled";
487 };
489 uart1: serial@01c28400 {
490 compatible = "snps,dw-apb-uart";
491 reg = <0x01c28400 0x400>;
492 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
493 reg-shift = <2>;
494 reg-io-width = <4>;
495 clocks = <&apb2_gates 17>;
496 resets = <&apb2_rst 17>;
497 dmas = <&dma 7>, <&dma 7>;
498 dma-names = "rx", "tx";
499 status = "disabled";
500 };
502 uart2: serial@01c28800 {
503 compatible = "snps,dw-apb-uart";
504 reg = <0x01c28800 0x400>;
505 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
506 reg-shift = <2>;
507 reg-io-width = <4>;
508 clocks = <&apb2_gates 18>;
509 resets = <&apb2_rst 18>;
510 dmas = <&dma 8>, <&dma 8>;
511 dma-names = "rx", "tx";
512 status = "disabled";
513 };
515 uart3: serial@01c28c00 {
516 compatible = "snps,dw-apb-uart";
517 reg = <0x01c28c00 0x400>;
518 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
519 reg-shift = <2>;
520 reg-io-width = <4>;
521 clocks = <&apb2_gates 19>;
522 resets = <&apb2_rst 19>;
523 dmas = <&dma 9>, <&dma 9>;
524 dma-names = "rx", "tx";
525 status = "disabled";
526 };
528 uart4: serial@01c29000 {
529 compatible = "snps,dw-apb-uart";
530 reg = <0x01c29000 0x400>;
531 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
532 reg-shift = <2>;
533 reg-io-width = <4>;
534 clocks = <&apb2_gates 20>;
535 resets = <&apb2_rst 20>;
536 dmas = <&dma 10>, <&dma 10>;
537 dma-names = "rx", "tx";
538 status = "disabled";
539 };
541 i2c0: i2c@01c2ac00 {
542 compatible = "allwinner,sun6i-a31-i2c";
543 reg = <0x01c2ac00 0x400>;
544 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
545 clocks = <&apb2_gates 0>;
546 resets = <&apb2_rst 0>;
547 status = "disabled";
548 #address-cells = <1>;
549 #size-cells = <0>;
550 };
552 i2c1: i2c@01c2b000 {
553 compatible = "allwinner,sun6i-a31-i2c";
554 reg = <0x01c2b000 0x400>;
555 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
556 clocks = <&apb2_gates 1>;
557 resets = <&apb2_rst 1>;
558 status = "disabled";
559 #address-cells = <1>;
560 #size-cells = <0>;
561 };
563 i2c2: i2c@01c2b400 {
564 compatible = "allwinner,sun6i-a31-i2c";
565 reg = <0x01c2b400 0x400>;
566 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
567 clocks = <&apb2_gates 2>;
568 resets = <&apb2_rst 2>;
569 status = "disabled";
570 #address-cells = <1>;
571 #size-cells = <0>;
572 };
574 gic: interrupt-controller@01c81000 {
575 compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
576 reg = <0x01c81000 0x1000>,
577 <0x01c82000 0x1000>,
578 <0x01c84000 0x2000>,
579 <0x01c86000 0x2000>;
580 interrupt-controller;
581 #interrupt-cells = <3>;
582 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
583 };
585 rtc: rtc@01f00000 {
586 compatible = "allwinner,sun6i-a31-rtc";
587 reg = <0x01f00000 0x54>;
588 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
589 <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
590 };
592 prcm@01f01400 {
593 compatible = "allwinner,sun8i-a23-prcm";
594 reg = <0x01f01400 0x200>;
596 ar100: ar100_clk {
597 compatible = "fixed-factor-clock";
598 #clock-cells = <0>;
599 clock-div = <1>;
600 clock-mult = <1>;
601 clocks = <&osc24M>;
602 clock-output-names = "ar100";
603 };
605 ahb0: ahb0_clk {
606 compatible = "fixed-factor-clock";
607 #clock-cells = <0>;
608 clock-div = <1>;
609 clock-mult = <1>;
610 clocks = <&ar100>;
611 clock-output-names = "ahb0";
612 };
614 apb0: apb0_clk {
615 compatible = "allwinner,sun8i-a23-apb0-clk";
616 #clock-cells = <0>;
617 clocks = <&ahb0>;
618 clock-output-names = "apb0";
619 };
621 apb0_gates: apb0_gates_clk {
622 compatible = "allwinner,sun8i-a23-apb0-gates-clk";
623 #clock-cells = <1>;
624 clocks = <&apb0>;
625 clock-output-names = "apb0_pio", "apb0_timer",
626 "apb0_rsb", "apb0_uart",
627 "apb0_i2c";
628 };
630 apb0_rst: apb0_rst {
631 compatible = "allwinner,sun6i-a31-clock-reset";
632 #reset-cells = <1>;
633 };
634 };
636 cpucfg@01f01c00 {
637 compatible = "allwinner,sun8i-a23-cpuconfig";
638 reg = <0x01f01c00 0x300>;
639 };
641 r_uart: serial@01f02800 {
642 compatible = "snps,dw-apb-uart";
643 reg = <0x01f02800 0x400>;
644 interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
645 reg-shift = <2>;
646 reg-io-width = <4>;
647 clocks = <&apb0_gates 4>;
648 resets = <&apb0_rst 4>;
649 status = "disabled";
650 };
652 r_pio: pinctrl@01f02c00 {
653 compatible = "allwinner,sun8i-a23-r-pinctrl";
654 reg = <0x01f02c00 0x400>;
655 interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
656 clocks = <&apb0_gates 0>;
657 resets = <&apb0_rst 0>;
658 gpio-controller;
659 interrupt-controller;
660 #address-cells = <1>;
661 #size-cells = <0>;
662 #gpio-cells = <3>;
664 r_uart_pins_a: r_uart@0 {
665 allwinner,pins = "PL2", "PL3";
666 allwinner,function = "s_uart";
667 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
668 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
669 };
670 };
671 };
672 };