1 * Allwinner A10 I2S controller
3 The I2S bus (Inter-IC sound bus) is a serial link for digital
4 audio data transfer between devices in the system.
8 - compatible: should be one of the following:
9 - "allwinner,sun4i-a10-i2s"
10 - "allwinner,sun6i-a31-i2s"
11 - "allwinner,sun8i-a83t-i2s"
12 - "allwinner,sun8i-h3-i2s"
13 - reg: physical base address of the controller and length of memory mapped
15 - interrupts: should contain the I2S interrupt.
16 - dmas: DMA specifiers for tx and rx dma. See the DMA client binding,
17 Documentation/devicetree/bindings/dma/dma.txt
18 - dma-names: should include "tx" and "rx".
19 - clocks: a list of phandle + clock-specifer pairs, one for each entry in clock-names.
20 - clock-names: should contain the following:
21 - "apb" : clock for the I2S bus interface
22 - "mod" : module clock for the I2S controller
23 - #sound-dai-cells : Must be equal to 0
25 Required properties for the following compatibles:
26 - "allwinner,sun6i-a31-i2s"
27 - "allwinner,sun8i-a83t-i2s"
28 - "allwinner,sun8i-h3-i2s"
29 - resets: phandle to the reset line for this codec
34 #sound-dai-cells = <0>;
35 compatible = "allwinner,sun4i-a10-i2s";
36 reg = <0x01c22400 0x400>;
37 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
38 clocks = <&apb0_gates 3>, <&i2s0_clk>;
39 clock-names = "apb", "mod";
40 dmas = <&dma SUN4I_DMA_NORMAL 3>,
41 <&dma SUN4I_DMA_NORMAL 3>;
42 dma-names = "rx", "tx";