Linux 2.6.33-rc6
[cris-mirror.git] / drivers / gpu / drm / nouveau / nouveau_bios.h
blob058e98c76d8990397328a4c01b87d888aecc9e28
1 /*
2 * Copyright 2007-2008 Nouveau Project
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
24 #ifndef __NOUVEAU_BIOS_H__
25 #define __NOUVEAU_BIOS_H__
27 #include "nvreg.h"
28 #include "nouveau_i2c.h"
30 #define DCB_MAX_NUM_ENTRIES 16
31 #define DCB_MAX_NUM_I2C_ENTRIES 16
32 #define DCB_MAX_NUM_GPIO_ENTRIES 32
33 #define DCB_MAX_NUM_CONNECTOR_ENTRIES 16
35 #define DCB_LOC_ON_CHIP 0
37 struct dcb_entry {
38 int index; /* may not be raw dcb index if merging has happened */
39 uint8_t type;
40 uint8_t i2c_index;
41 uint8_t heads;
42 uint8_t connector;
43 uint8_t bus;
44 uint8_t location;
45 uint8_t or;
46 bool duallink_possible;
47 union {
48 struct sor_conf {
49 int link;
50 } sorconf;
51 struct {
52 int maxfreq;
53 } crtconf;
54 struct {
55 struct sor_conf sor;
56 bool use_straps_for_mode;
57 bool use_power_scripts;
58 } lvdsconf;
59 struct {
60 bool has_component_output;
61 } tvconf;
62 struct {
63 struct sor_conf sor;
64 int link_nr;
65 int link_bw;
66 } dpconf;
67 struct {
68 struct sor_conf sor;
69 } tmdsconf;
71 bool i2c_upper_default;
74 struct dcb_i2c_entry {
75 uint8_t port_type;
76 uint8_t read, write;
77 struct nouveau_i2c_chan *chan;
80 struct parsed_dcb {
81 int entries;
82 struct dcb_entry entry[DCB_MAX_NUM_ENTRIES];
83 struct dcb_i2c_entry i2c[DCB_MAX_NUM_I2C_ENTRIES];
86 enum dcb_gpio_tag {
87 DCB_GPIO_TVDAC0 = 0xc,
88 DCB_GPIO_TVDAC1 = 0x2d,
91 struct dcb_gpio_entry {
92 enum dcb_gpio_tag tag;
93 int line;
94 bool invert;
97 struct parsed_dcb_gpio {
98 int entries;
99 struct dcb_gpio_entry entry[DCB_MAX_NUM_GPIO_ENTRIES];
102 struct dcb_connector_table_entry {
103 uint32_t entry;
104 uint8_t type;
105 uint8_t index;
106 uint8_t gpio_tag;
109 struct dcb_connector_table {
110 int entries;
111 struct dcb_connector_table_entry entry[DCB_MAX_NUM_CONNECTOR_ENTRIES];
114 struct bios_parsed_dcb {
115 uint8_t version;
117 struct parsed_dcb dcb;
119 uint8_t *i2c_table;
120 uint8_t i2c_default_indices;
122 uint16_t gpio_table_ptr;
123 struct parsed_dcb_gpio gpio;
124 uint16_t connector_table_ptr;
125 struct dcb_connector_table connector;
128 enum nouveau_encoder_type {
129 OUTPUT_ANALOG = 0,
130 OUTPUT_TV = 1,
131 OUTPUT_TMDS = 2,
132 OUTPUT_LVDS = 3,
133 OUTPUT_DP = 6,
134 OUTPUT_ANY = -1
137 enum nouveau_or {
138 OUTPUT_A = (1 << 0),
139 OUTPUT_B = (1 << 1),
140 OUTPUT_C = (1 << 2)
143 enum LVDS_script {
144 /* Order *does* matter here */
145 LVDS_INIT = 1,
146 LVDS_RESET,
147 LVDS_BACKLIGHT_ON,
148 LVDS_BACKLIGHT_OFF,
149 LVDS_PANEL_ON,
150 LVDS_PANEL_OFF
153 /* changing these requires matching changes to reg tables in nv_get_clock */
154 #define MAX_PLL_TYPES 4
155 enum pll_types {
156 NVPLL,
157 MPLL,
158 VPLL1,
159 VPLL2
162 struct pll_lims {
163 struct {
164 int minfreq;
165 int maxfreq;
166 int min_inputfreq;
167 int max_inputfreq;
169 uint8_t min_m;
170 uint8_t max_m;
171 uint8_t min_n;
172 uint8_t max_n;
173 } vco1, vco2;
175 uint8_t max_log2p;
177 * for most pre nv50 cards setting a log2P of 7 (the common max_log2p
178 * value) is no different to 6 (at least for vplls) so allowing the MNP
179 * calc to use 7 causes the generated clock to be out by a factor of 2.
180 * however, max_log2p cannot be fixed-up during parsing as the
181 * unmodified max_log2p value is still needed for setting mplls, hence
182 * an additional max_usable_log2p member
184 uint8_t max_usable_log2p;
185 uint8_t log2p_bias;
187 uint8_t min_p;
188 uint8_t max_p;
190 int refclk;
193 struct nouveau_bios_info {
194 struct parsed_dcb *dcb;
196 uint8_t chip_version;
198 uint32_t dactestval;
199 uint32_t tvdactestval;
200 uint8_t digital_min_front_porch;
201 bool fp_no_ddc;
204 struct nvbios {
205 struct drm_device *dev;
206 struct nouveau_bios_info pub;
208 uint8_t data[NV_PROM_SIZE];
209 unsigned int length;
210 bool execute;
212 uint8_t major_version;
213 uint8_t feature_byte;
214 bool is_mobile;
216 uint32_t fmaxvco, fminvco;
218 bool old_style_init;
219 uint16_t init_script_tbls_ptr;
220 uint16_t extra_init_script_tbl_ptr;
221 uint16_t macro_index_tbl_ptr;
222 uint16_t macro_tbl_ptr;
223 uint16_t condition_tbl_ptr;
224 uint16_t io_condition_tbl_ptr;
225 uint16_t io_flag_condition_tbl_ptr;
226 uint16_t init_function_tbl_ptr;
228 uint16_t pll_limit_tbl_ptr;
229 uint16_t ram_restrict_tbl_ptr;
230 uint8_t ram_restrict_group_count;
232 uint16_t some_script_ptr; /* BIT I + 14 */
233 uint16_t init96_tbl_ptr; /* BIT I + 16 */
235 struct bios_parsed_dcb bdcb;
237 struct {
238 int crtchead;
239 /* these need remembering across suspend */
240 uint32_t saved_nv_pfb_cfg0;
241 } state;
243 struct {
244 struct dcb_entry *output;
245 uint16_t script_table_ptr;
246 uint16_t dp_table_ptr;
247 } display;
249 struct {
250 uint16_t fptablepointer; /* also used by tmds */
251 uint16_t fpxlatetableptr;
252 int xlatwidth;
253 uint16_t lvdsmanufacturerpointer;
254 uint16_t fpxlatemanufacturertableptr;
255 uint16_t mode_ptr;
256 uint16_t xlated_entry;
257 bool power_off_for_reset;
258 bool reset_after_pclk_change;
259 bool dual_link;
260 bool link_c_increment;
261 bool BITbit1;
262 bool if_is_24bit;
263 int duallink_transition_clk;
264 uint8_t strapless_is_24bit;
265 uint8_t *edid;
267 /* will need resetting after suspend */
268 int last_script_invoc;
269 bool lvds_init_run;
270 } fp;
272 struct {
273 uint16_t output0_script_ptr;
274 uint16_t output1_script_ptr;
275 } tmds;
277 struct {
278 uint16_t mem_init_tbl_ptr;
279 uint16_t sdr_seq_tbl_ptr;
280 uint16_t ddr_seq_tbl_ptr;
282 struct {
283 uint8_t crt, tv, panel;
284 } i2c_indices;
286 uint16_t lvds_single_a_script_ptr;
287 } legacy;
290 #endif