?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge branch 'x86-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...
[cris-mirror.git] / drivers / net / ethernet / amd / pcnet32.c
bloba561705f232cd89dbf26c8907a7de31591907a50
1 /* pcnet32.c: An AMD PCnet32 ethernet driver for linux. */
2 /*
3 * Copyright 1996-1999 Thomas Bogendoerfer
4 *
5 * Derived from the lance driver written 1993,1994,1995 by Donald Becker.
6 *
7 * Copyright 1993 United States Government as represented by the
8 * Director, National Security Agency.
9 *
10 * This software may be used and distributed according to the terms
11 * of the GNU General Public License, incorporated herein by reference.
12 *
13 * This driver is for PCnet32 and PCnetPCI based ethercards
14 */
15 /**************************************************************************
16 * 23 Oct, 2000.
17 * Fixed a few bugs, related to running the controller in 32bit mode.
18 *
19 * Carsten Langgaard, carstenl@mips.com
20 * Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
21 *
22 *************************************************************************/
23
24 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
25
26 #define DRV_NAME "pcnet32"
27 #define DRV_VERSION "1.35"
28 #define DRV_RELDATE "21.Apr.2008"
29 #define PFX DRV_NAME ": "
30
31 static const char *const version =
32 DRV_NAME ".c:v" DRV_VERSION " " DRV_RELDATE " tsbogend@alpha.franken.de\n";
33
34 #include <linux/module.h>
35 #include <linux/kernel.h>
36 #include <linux/sched.h>
37 #include <linux/string.h>
38 #include <linux/errno.h>
39 #include <linux/ioport.h>
40 #include <linux/slab.h>
41 #include <linux/interrupt.h>
42 #include <linux/pci.h>
43 #include <linux/delay.h>
44 #include <linux/init.h>
45 #include <linux/ethtool.h>
46 #include <linux/mii.h>
47 #include <linux/crc32.h>
48 #include <linux/netdevice.h>
49 #include <linux/etherdevice.h>
50 #include <linux/if_ether.h>
51 #include <linux/skbuff.h>
52 #include <linux/spinlock.h>
53 #include <linux/moduleparam.h>
54 #include <linux/bitops.h>
55 #include <linux/io.h>
56 #include <linux/uaccess.h>
57
58 #include <asm/dma.h>
59 #include <asm/irq.h>
60
61 /*
62 * PCI device identifiers for "new style" Linux PCI Device Drivers
63 */
64 static const struct pci_device_id pcnet32_pci_tbl[] = {
65 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE_HOME), },
66 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE), },
67
68 /*
69 * Adapters that were sold with IBM's RS/6000 or pSeries hardware have
70 * the incorrect vendor id.
71 */
72 { PCI_DEVICE(PCI_VENDOR_ID_TRIDENT, PCI_DEVICE_ID_AMD_LANCE),
73 .class = (PCI_CLASS_NETWORK_ETHERNET << 8), .class_mask = 0xffff00, },
74
75 { } /* terminate list */
76 };
77
78 MODULE_DEVICE_TABLE(pci, pcnet32_pci_tbl);
79
80 static int cards_found;
81
82 /*
83 * VLB I/O addresses
84 */
85 static unsigned int pcnet32_portlist[] =
86 { 0x300, 0x320, 0x340, 0x360, 0 };
87
88 static int pcnet32_debug;
89 static int tx_start = 1; /* Mapping -- 0:20, 1:64, 2:128, 3:~220 (depends on chip vers) */
90 static int pcnet32vlb; /* check for VLB cards ? */
91
92 static struct net_device *pcnet32_dev;
93
94 static int max_interrupt_work = 2;
95 static int rx_copybreak = 200;
96
97 #define PCNET32_PORT_AUI 0x00
98 #define PCNET32_PORT_10BT 0x01
99 #define PCNET32_PORT_GPSI 0x02
100 #define PCNET32_PORT_MII 0x03
101
102 #define PCNET32_PORT_PORTSEL 0x03
103 #define PCNET32_PORT_ASEL 0x04
104 #define PCNET32_PORT_100 0x40
105 #define PCNET32_PORT_FD 0x80
106
107 #define PCNET32_DMA_MASK 0xffffffff
108
109 #define PCNET32_WATCHDOG_TIMEOUT (jiffies + (2 * HZ))
110 #define PCNET32_BLINK_TIMEOUT (jiffies + (HZ/4))
111
112 /*
113 * table to translate option values from tulip
114 * to internal options
115 */
116 static const unsigned char options_mapping[] = {
117 PCNET32_PORT_ASEL, /* 0 Auto-select */
118 PCNET32_PORT_AUI, /* 1 BNC/AUI */
119 PCNET32_PORT_AUI, /* 2 AUI/BNC */
120 PCNET32_PORT_ASEL, /* 3 not supported */
121 PCNET32_PORT_10BT | PCNET32_PORT_FD, /* 4 10baseT-FD */
122 PCNET32_PORT_ASEL, /* 5 not supported */
123 PCNET32_PORT_ASEL, /* 6 not supported */
124 PCNET32_PORT_ASEL, /* 7 not supported */
125 PCNET32_PORT_ASEL, /* 8 not supported */
126 PCNET32_PORT_MII, /* 9 MII 10baseT */
127 PCNET32_PORT_MII | PCNET32_PORT_FD, /* 10 MII 10baseT-FD */
128 PCNET32_PORT_MII, /* 11 MII (autosel) */
129 PCNET32_PORT_10BT, /* 12 10BaseT */
130 PCNET32_PORT_MII | PCNET32_PORT_100, /* 13 MII 100BaseTx */
131 /* 14 MII 100BaseTx-FD */
132 PCNET32_PORT_MII | PCNET32_PORT_100 | PCNET32_PORT_FD,
133 PCNET32_PORT_ASEL /* 15 not supported */
134 };
135
136 static const char pcnet32_gstrings_test[][ETH_GSTRING_LEN] = {
137 "Loopback test (offline)"
138 };
139
140 #define PCNET32_TEST_LEN ARRAY_SIZE(pcnet32_gstrings_test)
141
142 #define PCNET32_NUM_REGS 136
143
144 #define MAX_UNITS 8 /* More are supported, limit only on options */
145 static int options[MAX_UNITS];
146 static int full_duplex[MAX_UNITS];
147 static int homepna[MAX_UNITS];
148
149 /*
150 * Theory of Operation
151 *
152 * This driver uses the same software structure as the normal lance
153 * driver. So look for a verbose description in lance.c. The differences
154 * to the normal lance driver is the use of the 32bit mode of PCnet32
155 * and PCnetPCI chips. Because these chips are 32bit chips, there is no
156 * 16MB limitation and we don't need bounce buffers.
157 */
158
159 /*
160 * Set the number of Tx and Rx buffers, using Log_2(# buffers).
161 * Reasonable default values are 4 Tx buffers, and 16 Rx buffers.
162 * That translates to 2 (4 == 2^^2) and 4 (16 == 2^^4).
163 */
164 #ifndef PCNET32_LOG_TX_BUFFERS
165 #define PCNET32_LOG_TX_BUFFERS 4
166 #define PCNET32_LOG_RX_BUFFERS 5
167 #define PCNET32_LOG_MAX_TX_BUFFERS 9 /* 2^9 == 512 */
168 #define PCNET32_LOG_MAX_RX_BUFFERS 9
169 #endif
170
171 #define TX_RING_SIZE (1 << (PCNET32_LOG_TX_BUFFERS))
172 #define TX_MAX_RING_SIZE (1 << (PCNET32_LOG_MAX_TX_BUFFERS))
173
174 #define RX_RING_SIZE (1 << (PCNET32_LOG_RX_BUFFERS))
175 #define RX_MAX_RING_SIZE (1 << (PCNET32_LOG_MAX_RX_BUFFERS))
176
177 #define PKT_BUF_SKB 1544
178 /* actual buffer length after being aligned */
179 #define PKT_BUF_SIZE (PKT_BUF_SKB - NET_IP_ALIGN)
180 /* chip wants twos complement of the (aligned) buffer length */
181 #define NEG_BUF_SIZE (NET_IP_ALIGN - PKT_BUF_SKB)
182
183 /* Offsets from base I/O address. */
184 #define PCNET32_WIO_RDP 0x10
185 #define PCNET32_WIO_RAP 0x12
186 #define PCNET32_WIO_RESET 0x14
187 #define PCNET32_WIO_BDP 0x16
188
189 #define PCNET32_DWIO_RDP 0x10
190 #define PCNET32_DWIO_RAP 0x14
191 #define PCNET32_DWIO_RESET 0x18
192 #define PCNET32_DWIO_BDP 0x1C
193
194 #define PCNET32_TOTAL_SIZE 0x20
195
196 #define CSR0 0
197 #define CSR0_INIT 0x1
198 #define CSR0_START 0x2
199 #define CSR0_STOP 0x4
200 #define CSR0_TXPOLL 0x8
201 #define CSR0_INTEN 0x40
202 #define CSR0_IDON 0x0100
203 #define CSR0_NORMAL (CSR0_START | CSR0_INTEN)
204 #define PCNET32_INIT_LOW 1
205 #define PCNET32_INIT_HIGH 2
206 #define CSR3 3
207 #define CSR4 4
208 #define CSR5 5
209 #define CSR5_SUSPEND 0x0001
210 #define CSR15 15
211 #define PCNET32_MC_FILTER 8
212
213 #define PCNET32_79C970A 0x2621
214
215 /* The PCNET32 Rx and Tx ring descriptors. */
216 struct pcnet32_rx_head {
217 __le32 base;
218 __le16 buf_length; /* two`s complement of length */
219 __le16 status;
220 __le32 msg_length;
221 __le32 reserved;
222 };
223
224 struct pcnet32_tx_head {
225 __le32 base;
226 __le16 length; /* two`s complement of length */
227 __le16 status;
228 __le32 misc;
229 __le32 reserved;
230 };
231
232 /* The PCNET32 32-Bit initialization block, described in databook. */
233 struct pcnet32_init_block {
234 __le16 mode;
235 __le16 tlen_rlen;
236 u8 phys_addr[6];
237 __le16 reserved;
238 __le32 filter[2];
239 /* Receive and transmit ring base, along with extra bits. */
240 __le32 rx_ring;
241 __le32 tx_ring;
242 };
243
244 /* PCnet32 access functions */
245 struct pcnet32_access {
246 u16 (*read_csr) (unsigned long, int);
247 void (*write_csr) (unsigned long, int, u16);
248 u16 (*read_bcr) (unsigned long, int);
249 void (*write_bcr) (unsigned long, int, u16);
250 u16 (*read_rap) (unsigned long);
251 void (*write_rap) (unsigned long, u16);
252 void (*reset) (unsigned long);
253 };
254
255 /*
256 * The first field of pcnet32_private is read by the ethernet device
257 * so the structure should be allocated using pci_alloc_consistent().
258 */
259 struct pcnet32_private {
260 struct pcnet32_init_block *init_block;
261 /* The Tx and Rx ring entries must be aligned on 16-byte boundaries in 32bit mode. */
262 struct pcnet32_rx_head *rx_ring;
263 struct pcnet32_tx_head *tx_ring;
264 dma_addr_t init_dma_addr;/* DMA address of beginning of the init block,
265 returned by pci_alloc_consistent */
266 struct pci_dev *pci_dev;
267 const char *name;
268 /* The saved address of a sent-in-place packet/buffer, for skfree(). */
269 struct sk_buff **tx_skbuff;
270 struct sk_buff **rx_skbuff;
271 dma_addr_t *tx_dma_addr;
272 dma_addr_t *rx_dma_addr;
273 const struct pcnet32_access *a;
274 spinlock_t lock; /* Guard lock */
275 unsigned int cur_rx, cur_tx; /* The next free ring entry */
276 unsigned int rx_ring_size; /* current rx ring size */
277 unsigned int tx_ring_size; /* current tx ring size */
278 unsigned int rx_mod_mask; /* rx ring modular mask */
279 unsigned int tx_mod_mask; /* tx ring modular mask */
280 unsigned short rx_len_bits;
281 unsigned short tx_len_bits;
282 dma_addr_t rx_ring_dma_addr;
283 dma_addr_t tx_ring_dma_addr;
284 unsigned int dirty_rx, /* ring entries to be freed. */
285 dirty_tx;
286
287 struct net_device *dev;
288 struct napi_struct napi;
289 char tx_full;
290 char phycount; /* number of phys found */
291 int options;
292 unsigned int shared_irq:1, /* shared irq possible */
293 dxsuflo:1, /* disable transmit stop on uflo */
294 mii:1, /* mii port available */
295 autoneg:1, /* autoneg enabled */
296 port_tp:1, /* port set to TP */
297 fdx:1; /* full duplex enabled */
298 struct net_device *next;
299 struct mii_if_info mii_if;
300 struct timer_list watchdog_timer;
301 u32 msg_enable; /* debug message level */
302
303 /* each bit indicates an available PHY */
304 u32 phymask;
305 unsigned short chip_version; /* which variant this is */
306
307 /* saved registers during ethtool blink */
308 u16 save_regs[4];
309 };
310
311 static int pcnet32_probe_pci(struct pci_dev *, const struct pci_device_id *);
312 static int pcnet32_probe1(unsigned long, int, struct pci_dev *);
313 static int pcnet32_open(struct net_device *);
314 static int pcnet32_init_ring(struct net_device *);
315 static netdev_tx_t pcnet32_start_xmit(struct sk_buff *,
316 struct net_device *);
317 static void pcnet32_tx_timeout(struct net_device *dev);
318 static irqreturn_t pcnet32_interrupt(int, void *);
319 static int pcnet32_close(struct net_device *);
320 static struct net_device_stats *pcnet32_get_stats(struct net_device *);
321 static void pcnet32_load_multicast(struct net_device *dev);
322 static void pcnet32_set_multicast_list(struct net_device *);
323 static int pcnet32_ioctl(struct net_device *, struct ifreq *, int);
324 static void pcnet32_watchdog(struct timer_list *);
325 static int mdio_read(struct net_device *dev, int phy_id, int reg_num);
326 static void mdio_write(struct net_device *dev, int phy_id, int reg_num,
327 int val);
328 static void pcnet32_restart(struct net_device *dev, unsigned int csr0_bits);
329 static void pcnet32_ethtool_test(struct net_device *dev,
330 struct ethtool_test *eth_test, u64 * data);
331 static int pcnet32_loopback_test(struct net_device *dev, uint64_t * data1);
332 static int pcnet32_get_regs_len(struct net_device *dev);
333 static void pcnet32_get_regs(struct net_device *dev, struct ethtool_regs *regs,
334 void *ptr);
335 static void pcnet32_purge_tx_ring(struct net_device *dev);
336 static int pcnet32_alloc_ring(struct net_device *dev, const char *name);
337 static void pcnet32_free_ring(struct net_device *dev);
338 static void pcnet32_check_media(struct net_device *dev, int verbose);
339
340 static u16 pcnet32_wio_read_csr(unsigned long addr, int index)
341 {
342 outw(index, addr + PCNET32_WIO_RAP);
343 return inw(addr + PCNET32_WIO_RDP);
344 }
345
346 static void pcnet32_wio_write_csr(unsigned long addr, int index, u16 val)
347 {
348 outw(index, addr + PCNET32_WIO_RAP);
349 outw(val, addr + PCNET32_WIO_RDP);
350 }
351
352 static u16 pcnet32_wio_read_bcr(unsigned long addr, int index)
353 {
354 outw(index, addr + PCNET32_WIO_RAP);
355 return inw(addr + PCNET32_WIO_BDP);
356 }
357
358 static void pcnet32_wio_write_bcr(unsigned long addr, int index, u16 val)
359 {
360 outw(index, addr + PCNET32_WIO_RAP);
361 outw(val, addr + PCNET32_WIO_BDP);
362 }
363
364 static u16 pcnet32_wio_read_rap(unsigned long addr)
365 {
366 return inw(addr + PCNET32_WIO_RAP);
367 }
368
369 static void pcnet32_wio_write_rap(unsigned long addr, u16 val)
370 {
371 outw(val, addr + PCNET32_WIO_RAP);
372 }
373
374 static void pcnet32_wio_reset(unsigned long addr)
375 {
376 inw(addr + PCNET32_WIO_RESET);
377 }
378
379 static int pcnet32_wio_check(unsigned long addr)
380 {
381 outw(88, addr + PCNET32_WIO_RAP);
382 return inw(addr + PCNET32_WIO_RAP) == 88;
383 }
384
385 static const struct pcnet32_access pcnet32_wio = {
386 .read_csr = pcnet32_wio_read_csr,
387 .write_csr = pcnet32_wio_write_csr,
388 .read_bcr = pcnet32_wio_read_bcr,
389 .write_bcr = pcnet32_wio_write_bcr,
390 .read_rap = pcnet32_wio_read_rap,
391 .write_rap = pcnet32_wio_write_rap,
392 .reset = pcnet32_wio_reset
393 };
394
395 static u16 pcnet32_dwio_read_csr(unsigned long addr, int index)
396 {
397 outl(index, addr + PCNET32_DWIO_RAP);
398 return inl(addr + PCNET32_DWIO_RDP) & 0xffff;
399 }
400
401 static void pcnet32_dwio_write_csr(unsigned long addr, int index, u16 val)
402 {
403 outl(index, addr + PCNET32_DWIO_RAP);
404 outl(val, addr + PCNET32_DWIO_RDP);
405 }
406
407 static u16 pcnet32_dwio_read_bcr(unsigned long addr, int index)
408 {
409 outl(index, addr + PCNET32_DWIO_RAP);
410 return inl(addr + PCNET32_DWIO_BDP) & 0xffff;
411 }
412
413 static void pcnet32_dwio_write_bcr(unsigned long addr, int index, u16 val)
414 {
415 outl(index, addr + PCNET32_DWIO_RAP);
416 outl(val, addr + PCNET32_DWIO_BDP);
417 }
418
419 static u16 pcnet32_dwio_read_rap(unsigned long addr)
420 {
421 return inl(addr + PCNET32_DWIO_RAP) & 0xffff;
422 }
423
424 static void pcnet32_dwio_write_rap(unsigned long addr, u16 val)
425 {
426 outl(val, addr + PCNET32_DWIO_RAP);
427 }
428
429 static void pcnet32_dwio_reset(unsigned long addr)
430 {
431 inl(addr + PCNET32_DWIO_RESET);
432 }
433
434 static int pcnet32_dwio_check(unsigned long addr)
435 {
436 outl(88, addr + PCNET32_DWIO_RAP);
437 return (inl(addr + PCNET32_DWIO_RAP) & 0xffff) == 88;
438 }
439
440 static const struct pcnet32_access pcnet32_dwio = {
441 .read_csr = pcnet32_dwio_read_csr,
442 .write_csr = pcnet32_dwio_write_csr,
443 .read_bcr = pcnet32_dwio_read_bcr,
444 .write_bcr = pcnet32_dwio_write_bcr,
445 .read_rap = pcnet32_dwio_read_rap,
446 .write_rap = pcnet32_dwio_write_rap,
447 .reset = pcnet32_dwio_reset
448 };
449
450 static void pcnet32_netif_stop(struct net_device *dev)
451 {
452 struct pcnet32_private *lp = netdev_priv(dev);
453
454 netif_trans_update(dev); /* prevent tx timeout */
455 napi_disable(&lp->napi);
456 netif_tx_disable(dev);
457 }
458
459 static void pcnet32_netif_start(struct net_device *dev)
460 {
461 struct pcnet32_private *lp = netdev_priv(dev);
462 ulong ioaddr = dev->base_addr;
463 u16 val;
464
465 netif_wake_queue(dev);
466 val = lp->a->read_csr(ioaddr, CSR3);
467 val &= 0x00ff;
468 lp->a->write_csr(ioaddr, CSR3, val);
469 napi_enable(&lp->napi);
470 }
471
472 /*
473 * Allocate space for the new sized tx ring.
474 * Free old resources
475 * Save new resources.
476 * Any failure keeps old resources.
477 * Must be called with lp->lock held.
478 */
479 static void pcnet32_realloc_tx_ring(struct net_device *dev,
480 struct pcnet32_private *lp,
481 unsigned int size)
482 {
483 dma_addr_t new_ring_dma_addr;
484 dma_addr_t *new_dma_addr_list;
485 struct pcnet32_tx_head *new_tx_ring;
486 struct sk_buff **new_skb_list;
487 unsigned int entries = BIT(size);
488
489 pcnet32_purge_tx_ring(dev);
490
491 new_tx_ring =
492 pci_zalloc_consistent(lp->pci_dev,
493 sizeof(struct pcnet32_tx_head) * entries,
494 &new_ring_dma_addr);
495 if (new_tx_ring == NULL)
496 return;
497
498 new_dma_addr_list = kcalloc(entries, sizeof(dma_addr_t), GFP_ATOMIC);
499 if (!new_dma_addr_list)
500 goto free_new_tx_ring;
501
502 new_skb_list = kcalloc(entries, sizeof(struct sk_buff *), GFP_ATOMIC);
503 if (!new_skb_list)
504 goto free_new_lists;
505
506 kfree(lp->tx_skbuff);
507 kfree(lp->tx_dma_addr);
508 pci_free_consistent(lp->pci_dev,
509 sizeof(struct pcnet32_tx_head) * lp->tx_ring_size,
510 lp->tx_ring, lp->tx_ring_dma_addr);
511
512 lp->tx_ring_size = entries;
513 lp->tx_mod_mask = lp->tx_ring_size - 1;
514 lp->tx_len_bits = (size << 12);
515 lp->tx_ring = new_tx_ring;
516 lp->tx_ring_dma_addr = new_ring_dma_addr;
517 lp->tx_dma_addr = new_dma_addr_list;
518 lp->tx_skbuff = new_skb_list;
519 return;
520
521 free_new_lists:
522 kfree(new_dma_addr_list);
523 free_new_tx_ring:
524 pci_free_consistent(lp->pci_dev,
525 sizeof(struct pcnet32_tx_head) * entries,
526 new_tx_ring,
527 new_ring_dma_addr);
528 }
529
530 /*
531 * Allocate space for the new sized rx ring.
532 * Re-use old receive buffers.
533 * alloc extra buffers
534 * free unneeded buffers
535 * free unneeded buffers
536 * Save new resources.
537 * Any failure keeps old resources.
538 * Must be called with lp->lock held.
539 */
540 static void pcnet32_realloc_rx_ring(struct net_device *dev,
541 struct pcnet32_private *lp,
542 unsigned int size)
543 {
544 dma_addr_t new_ring_dma_addr;
545 dma_addr_t *new_dma_addr_list;
546 struct pcnet32_rx_head *new_rx_ring;
547 struct sk_buff **new_skb_list;
548 int new, overlap;
549 unsigned int entries = BIT(size);
550
551 new_rx_ring =
552 pci_zalloc_consistent(lp->pci_dev,
553 sizeof(struct pcnet32_rx_head) * entries,
554 &new_ring_dma_addr);
555 if (new_rx_ring == NULL)
556 return;
557
558 new_dma_addr_list = kcalloc(entries, sizeof(dma_addr_t), GFP_ATOMIC);
559 if (!new_dma_addr_list)
560 goto free_new_rx_ring;
561
562 new_skb_list = kcalloc(entries, sizeof(struct sk_buff *), GFP_ATOMIC);
563 if (!new_skb_list)
564 goto free_new_lists;
565
566 /* first copy the current receive buffers */
567 overlap = min(entries, lp->rx_ring_size);
568 for (new = 0; new < overlap; new++) {
569 new_rx_ring[new] = lp->rx_ring[new];
570 new_dma_addr_list[new] = lp->rx_dma_addr[new];
571 new_skb_list[new] = lp->rx_skbuff[new];
572 }
573 /* now allocate any new buffers needed */
574 for (; new < entries; new++) {
575 struct sk_buff *rx_skbuff;
576 new_skb_list[new] = netdev_alloc_skb(dev, PKT_BUF_SKB);
577 rx_skbuff = new_skb_list[new];
578 if (!rx_skbuff) {
579 /* keep the original lists and buffers */
580 netif_err(lp, drv, dev, "%s netdev_alloc_skb failed\n",
581 __func__);
582 goto free_all_new;
583 }
584 skb_reserve(rx_skbuff, NET_IP_ALIGN);
585
586 new_dma_addr_list[new] =
587 pci_map_single(lp->pci_dev, rx_skbuff->data,
588 PKT_BUF_SIZE, PCI_DMA_FROMDEVICE);
589 if (pci_dma_mapping_error(lp->pci_dev,
590 new_dma_addr_list[new])) {
591 netif_err(lp, drv, dev, "%s dma mapping failed\n",
592 __func__);
593 dev_kfree_skb(new_skb_list[new]);
594 goto free_all_new;
595 }
596 new_rx_ring[new].base = cpu_to_le32(new_dma_addr_list[new]);
597 new_rx_ring[new].buf_length = cpu_to_le16(NEG_BUF_SIZE);
598 new_rx_ring[new].status = cpu_to_le16(0x8000);
599 }
600 /* and free any unneeded buffers */
601 for (; new < lp->rx_ring_size; new++) {
602 if (lp->rx_skbuff[new]) {
603 if (!pci_dma_mapping_error(lp->pci_dev,
604 lp->rx_dma_addr[new]))
605 pci_unmap_single(lp->pci_dev,
606 lp->rx_dma_addr[new],
607 PKT_BUF_SIZE,
608 PCI_DMA_FROMDEVICE);
609 dev_kfree_skb(lp->rx_skbuff[new]);
610 }
611 }
612
613 kfree(lp->rx_skbuff);
614 kfree(lp->rx_dma_addr);
615 pci_free_consistent(lp->pci_dev,
616 sizeof(struct pcnet32_rx_head) *
617 lp->rx_ring_size, lp->rx_ring,
618 lp->rx_ring_dma_addr);
619
620 lp->rx_ring_size = entries;
621 lp->rx_mod_mask = lp->rx_ring_size - 1;
622 lp->rx_len_bits = (size << 4);
623 lp->rx_ring = new_rx_ring;
624 lp->rx_ring_dma_addr = new_ring_dma_addr;
625 lp->rx_dma_addr = new_dma_addr_list;
626 lp->rx_skbuff = new_skb_list;
627 return;
628
629 free_all_new:
630 while (--new >= lp->rx_ring_size) {
631 if (new_skb_list[new]) {
632 if (!pci_dma_mapping_error(lp->pci_dev,
633 new_dma_addr_list[new]))
634 pci_unmap_single(lp->pci_dev,
635 new_dma_addr_list[new],
636 PKT_BUF_SIZE,
637 PCI_DMA_FROMDEVICE);
638 dev_kfree_skb(new_skb_list[new]);
639 }
640 }
641 kfree(new_skb_list);
642 free_new_lists:
643 kfree(new_dma_addr_list);
644 free_new_rx_ring:
645 pci_free_consistent(lp->pci_dev,
646 sizeof(struct pcnet32_rx_head) * entries,
647 new_rx_ring,
648 new_ring_dma_addr);
649 }
650
651 static void pcnet32_purge_rx_ring(struct net_device *dev)
652 {
653 struct pcnet32_private *lp = netdev_priv(dev);
654 int i;
655
656 /* free all allocated skbuffs */
657 for (i = 0; i < lp->rx_ring_size; i++) {
658 lp->rx_ring[i].status = 0; /* CPU owns buffer */
659 wmb(); /* Make sure adapter sees owner change */
660 if (lp->rx_skbuff[i]) {
661 if (!pci_dma_mapping_error(lp->pci_dev,
662 lp->rx_dma_addr[i]))
663 pci_unmap_single(lp->pci_dev,
664 lp->rx_dma_addr[i],
665 PKT_BUF_SIZE,
666 PCI_DMA_FROMDEVICE);
667 dev_kfree_skb_any(lp->rx_skbuff[i]);
668 }
669 lp->rx_skbuff[i] = NULL;
670 lp->rx_dma_addr[i] = 0;
671 }
672 }
673
674 #ifdef CONFIG_NET_POLL_CONTROLLER
675 static void pcnet32_poll_controller(struct net_device *dev)
676 {
677 disable_irq(dev->irq);
678 pcnet32_interrupt(0, dev);
679 enable_irq(dev->irq);
680 }
681 #endif
682
683 /*
684 * lp->lock must be held.
685 */
686 static int pcnet32_suspend(struct net_device *dev, unsigned long *flags,
687 int can_sleep)
688 {
689 int csr5;
690 struct pcnet32_private *lp = netdev_priv(dev);
691 const struct pcnet32_access *a = lp->a;
692 ulong ioaddr = dev->base_addr;
693 int ticks;
694
695 /* really old chips have to be stopped. */
696 if (lp->chip_version < PCNET32_79C970A)
697 return 0;
698
699 /* set SUSPEND (SPND) - CSR5 bit 0 */
700 csr5 = a->read_csr(ioaddr, CSR5);
701 a->write_csr(ioaddr, CSR5, csr5 | CSR5_SUSPEND);
702
703 /* poll waiting for bit to be set */
704 ticks = 0;
705 while (!(a->read_csr(ioaddr, CSR5) & CSR5_SUSPEND)) {
706 spin_unlock_irqrestore(&lp->lock, *flags);
707 if (can_sleep)
708 msleep(1);
709 else
710 mdelay(1);
711 spin_lock_irqsave(&lp->lock, *flags);
712 ticks++;
713 if (ticks > 200) {
714 netif_printk(lp, hw, KERN_DEBUG, dev,
715 "Error getting into suspend!\n");
716 return 0;
717 }
718 }
719 return 1;
720 }
721
722 static void pcnet32_clr_suspend(struct pcnet32_private *lp, ulong ioaddr)
723 {
724 int csr5 = lp->a->read_csr(ioaddr, CSR5);
725 /* clear SUSPEND (SPND) - CSR5 bit 0 */
726 lp->a->write_csr(ioaddr, CSR5, csr5 & ~CSR5_SUSPEND);
727 }
728
729 static int pcnet32_get_link_ksettings(struct net_device *dev,
730 struct ethtool_link_ksettings *cmd)
731 {
732 struct pcnet32_private *lp = netdev_priv(dev);
733 unsigned long flags;
734
735 spin_lock_irqsave(&lp->lock, flags);
736 if (lp->mii) {
737 mii_ethtool_get_link_ksettings(&lp->mii_if, cmd);
738 } else if (lp->chip_version == PCNET32_79C970A) {
739 if (lp->autoneg) {
740 cmd->base.autoneg = AUTONEG_ENABLE;
741 if (lp->a->read_bcr(dev->base_addr, 4) == 0xc0)
742 cmd->base.port = PORT_AUI;
743 else
744 cmd->base.port = PORT_TP;
745 } else {
746 cmd->base.autoneg = AUTONEG_DISABLE;
747 cmd->base.port = lp->port_tp ? PORT_TP : PORT_AUI;
748 }
749 cmd->base.duplex = lp->fdx ? DUPLEX_FULL : DUPLEX_HALF;
750 cmd->base.speed = SPEED_10;
751 ethtool_convert_legacy_u32_to_link_mode(
752 cmd->link_modes.supported,
753 SUPPORTED_TP | SUPPORTED_AUI);
754 }
755 spin_unlock_irqrestore(&lp->lock, flags);
756 return 0;
757 }
758
759 static int pcnet32_set_link_ksettings(struct net_device *dev,
760 const struct ethtool_link_ksettings *cmd)
761 {
762 struct pcnet32_private *lp = netdev_priv(dev);
763 ulong ioaddr = dev->base_addr;
764 unsigned long flags;
765 int r = -EOPNOTSUPP;
766 int suspended, bcr2, bcr9, csr15;
767
768 spin_lock_irqsave(&lp->lock, flags);
769 if (lp->mii) {
770 r = mii_ethtool_set_link_ksettings(&lp->mii_if, cmd);
771 } else if (lp->chip_version == PCNET32_79C970A) {
772 suspended = pcnet32_suspend(dev, &flags, 0);
773 if (!suspended)
774 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
775
776 lp->autoneg = cmd->base.autoneg == AUTONEG_ENABLE;
777 bcr2 = lp->a->read_bcr(ioaddr, 2);
778 if (cmd->base.autoneg == AUTONEG_ENABLE) {
779 lp->a->write_bcr(ioaddr, 2, bcr2 | 0x0002);
780 } else {
781 lp->a->write_bcr(ioaddr, 2, bcr2 & ~0x0002);
782
783 lp->port_tp = cmd->base.port == PORT_TP;
784 csr15 = lp->a->read_csr(ioaddr, CSR15) & ~0x0180;
785 if (cmd->base.port == PORT_TP)
786 csr15 |= 0x0080;
787 lp->a->write_csr(ioaddr, CSR15, csr15);
788 lp->init_block->mode = cpu_to_le16(csr15);
789
790 lp->fdx = cmd->base.duplex == DUPLEX_FULL;
791 bcr9 = lp->a->read_bcr(ioaddr, 9) & ~0x0003;
792 if (cmd->base.duplex == DUPLEX_FULL)
793 bcr9 |= 0x0003;
794 lp->a->write_bcr(ioaddr, 9, bcr9);
795 }
796 if (suspended)
797 pcnet32_clr_suspend(lp, ioaddr);
798 else if (netif_running(dev))
799 pcnet32_restart(dev, CSR0_NORMAL);
800 r = 0;
801 }
802 spin_unlock_irqrestore(&lp->lock, flags);
803 return r;
804 }
805
806 static void pcnet32_get_drvinfo(struct net_device *dev,
807 struct ethtool_drvinfo *info)
808 {
809 struct pcnet32_private *lp = netdev_priv(dev);
810
811 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
812 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
813 if (lp->pci_dev)
814 strlcpy(info->bus_info, pci_name(lp->pci_dev),
815 sizeof(info->bus_info));
816 else
817 snprintf(info->bus_info, sizeof(info->bus_info),
818 "VLB 0x%lx", dev->base_addr);
819 }
820
821 static u32 pcnet32_get_link(struct net_device *dev)
822 {
823 struct pcnet32_private *lp = netdev_priv(dev);
824 unsigned long flags;
825 int r;
826
827 spin_lock_irqsave(&lp->lock, flags);
828 if (lp->mii) {
829 r = mii_link_ok(&lp->mii_if);
830 } else if (lp->chip_version == PCNET32_79C970A) {
831 ulong ioaddr = dev->base_addr; /* card base I/O address */
832 /* only read link if port is set to TP */
833 if (!lp->autoneg && lp->port_tp)
834 r = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
835 else /* link always up for AUI port or port auto select */
836 r = 1;
837 } else if (lp->chip_version > PCNET32_79C970A) {
838 ulong ioaddr = dev->base_addr; /* card base I/O address */
839 r = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
840 } else { /* can not detect link on really old chips */
841 r = 1;
842 }
843 spin_unlock_irqrestore(&lp->lock, flags);
844
845 return r;
846 }
847
848 static u32 pcnet32_get_msglevel(struct net_device *dev)
849 {
850 struct pcnet32_private *lp = netdev_priv(dev);
851 return lp->msg_enable;
852 }
853
854 static void pcnet32_set_msglevel(struct net_device *dev, u32 value)
855 {
856 struct pcnet32_private *lp = netdev_priv(dev);
857 lp->msg_enable = value;
858 }
859
860 static int pcnet32_nway_reset(struct net_device *dev)
861 {
862 struct pcnet32_private *lp = netdev_priv(dev);
863 unsigned long flags;
864 int r = -EOPNOTSUPP;
865
866 if (lp->mii) {
867 spin_lock_irqsave(&lp->lock, flags);
868 r = mii_nway_restart(&lp->mii_if);
869 spin_unlock_irqrestore(&lp->lock, flags);
870 }
871 return r;
872 }
873
874 static void pcnet32_get_ringparam(struct net_device *dev,
875 struct ethtool_ringparam *ering)
876 {
877 struct pcnet32_private *lp = netdev_priv(dev);
878
879 ering->tx_max_pending = TX_MAX_RING_SIZE;
880 ering->tx_pending = lp->tx_ring_size;
881 ering->rx_max_pending = RX_MAX_RING_SIZE;
882 ering->rx_pending = lp->rx_ring_size;
883 }
884
885 static int pcnet32_set_ringparam(struct net_device *dev,
886 struct ethtool_ringparam *ering)
887 {
888 struct pcnet32_private *lp = netdev_priv(dev);
889 unsigned long flags;
890 unsigned int size;
891 ulong ioaddr = dev->base_addr;
892 int i;
893
894 if (ering->rx_mini_pending || ering->rx_jumbo_pending)
895 return -EINVAL;
896
897 if (netif_running(dev))
898 pcnet32_netif_stop(dev);
899
900 spin_lock_irqsave(&lp->lock, flags);
901 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */
902
903 size = min(ering->tx_pending, (unsigned int)TX_MAX_RING_SIZE);
904
905 /* set the minimum ring size to 4, to allow the loopback test to work
906 * unchanged.
907 */
908 for (i = 2; i <= PCNET32_LOG_MAX_TX_BUFFERS; i++) {
909 if (size <= (1 << i))
910 break;
911 }
912 if ((1 << i) != lp->tx_ring_size)
913 pcnet32_realloc_tx_ring(dev, lp, i);
914
915 size = min(ering->rx_pending, (unsigned int)RX_MAX_RING_SIZE);
916 for (i = 2; i <= PCNET32_LOG_MAX_RX_BUFFERS; i++) {
917 if (size <= (1 << i))
918 break;
919 }
920 if ((1 << i) != lp->rx_ring_size)
921 pcnet32_realloc_rx_ring(dev, lp, i);
922
923 lp->napi.weight = lp->rx_ring_size / 2;
924
925 if (netif_running(dev)) {
926 pcnet32_netif_start(dev);
927 pcnet32_restart(dev, CSR0_NORMAL);
928 }
929
930 spin_unlock_irqrestore(&lp->lock, flags);
931
932 netif_info(lp, drv, dev, "Ring Param Settings: RX: %d, TX: %d\n",
933 lp->rx_ring_size, lp->tx_ring_size);
934
935 return 0;
936 }
937
938 static void pcnet32_get_strings(struct net_device *dev, u32 stringset,
939 u8 *data)
940 {
941 memcpy(data, pcnet32_gstrings_test, sizeof(pcnet32_gstrings_test));
942 }
943
944 static int pcnet32_get_sset_count(struct net_device *dev, int sset)
945 {
946 switch (sset) {
947 case ETH_SS_TEST:
948 return PCNET32_TEST_LEN;
949 default:
950 return -EOPNOTSUPP;
951 }
952 }
953
954 static void pcnet32_ethtool_test(struct net_device *dev,
955 struct ethtool_test *test, u64 * data)
956 {
957 struct pcnet32_private *lp = netdev_priv(dev);
958 int rc;
959
960 if (test->flags == ETH_TEST_FL_OFFLINE) {
961 rc = pcnet32_loopback_test(dev, data);
962 if (rc) {
963 netif_printk(lp, hw, KERN_DEBUG, dev,
964 "Loopback test failed\n");
965 test->flags |= ETH_TEST_FL_FAILED;
966 } else
967 netif_printk(lp, hw, KERN_DEBUG, dev,
968 "Loopback test passed\n");
969 } else
970 netif_printk(lp, hw, KERN_DEBUG, dev,
971 "No tests to run (specify 'Offline' on ethtool)\n");
972 } /* end pcnet32_ethtool_test */
973
974 static int pcnet32_loopback_test(struct net_device *dev, uint64_t * data1)
975 {
976 struct pcnet32_private *lp = netdev_priv(dev);
977 const struct pcnet32_access *a = lp->a; /* access to registers */
978 ulong ioaddr = dev->base_addr; /* card base I/O address */
979 struct sk_buff *skb; /* sk buff */
980 int x, i; /* counters */
981 int numbuffs = 4; /* number of TX/RX buffers and descs */
982 u16 status = 0x8300; /* TX ring status */
983 __le16 teststatus; /* test of ring status */
984 int rc; /* return code */
985 int size; /* size of packets */
986 unsigned char *packet; /* source packet data */
987 static const int data_len = 60; /* length of source packets */
988 unsigned long flags;
989 unsigned long ticks;
990
991 rc = 1; /* default to fail */
992
993 if (netif_running(dev))
994 pcnet32_netif_stop(dev);
995
996 spin_lock_irqsave(&lp->lock, flags);
997 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */
998
999 numbuffs = min(numbuffs, (int)min(lp->rx_ring_size, lp->tx_ring_size));
1000
1001 /* Reset the PCNET32 */
1002 lp->a->reset(ioaddr);
1003 lp->a->write_csr(ioaddr, CSR4, 0x0915); /* auto tx pad */
1004
1005 /* switch pcnet32 to 32bit mode */
1006 lp->a->write_bcr(ioaddr, 20, 2);
1007
1008 /* purge & init rings but don't actually restart */
1009 pcnet32_restart(dev, 0x0000);
1010
1011 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */
1012
1013 /* Initialize Transmit buffers. */
1014 size = data_len + 15;
1015 for (x = 0; x < numbuffs; x++) {
1016 skb = netdev_alloc_skb(dev, size);
1017 if (!skb) {
1018 netif_printk(lp, hw, KERN_DEBUG, dev,
1019 "Cannot allocate skb at line: %d!\n",
1020 __LINE__);
1021 goto clean_up;
1022 }
1023 packet = skb->data;
1024 skb_put(skb, size); /* create space for data */
1025 lp->tx_skbuff[x] = skb;
1026 lp->tx_ring[x].length = cpu_to_le16(-skb->len);
1027 lp->tx_ring[x].misc = 0;
1028
1029 /* put DA and SA into the skb */
1030 for (i = 0; i < 6; i++)
1031 *packet++ = dev->dev_addr[i];
1032 for (i = 0; i < 6; i++)
1033 *packet++ = dev->dev_addr[i];
1034 /* type */
1035 *packet++ = 0x08;
1036 *packet++ = 0x06;
1037 /* packet number */
1038 *packet++ = x;
1039 /* fill packet with data */
1040 for (i = 0; i < data_len; i++)
1041 *packet++ = i;
1042
1043 lp->tx_dma_addr[x] =
1044 pci_map_single(lp->pci_dev, skb->data, skb->len,
1045 PCI_DMA_TODEVICE);
1046 if (pci_dma_mapping_error(lp->pci_dev, lp->tx_dma_addr[x])) {
1047 netif_printk(lp, hw, KERN_DEBUG, dev,
1048 "DMA mapping error at line: %d!\n",
1049 __LINE__);
1050 goto clean_up;
1051 }
1052 lp->tx_ring[x].base = cpu_to_le32(lp->tx_dma_addr[x]);
1053 wmb(); /* Make sure owner changes after all others are visible */
1054 lp->tx_ring[x].status = cpu_to_le16(status);
1055 }
1056
1057 x = a->read_bcr(ioaddr, 32); /* set internal loopback in BCR32 */
1058 a->write_bcr(ioaddr, 32, x | 0x0002);
1059
1060 /* set int loopback in CSR15 */
1061 x = a->read_csr(ioaddr, CSR15) & 0xfffc;
1062 lp->a->write_csr(ioaddr, CSR15, x | 0x0044);
1063
1064 teststatus = cpu_to_le16(0x8000);
1065 lp->a->write_csr(ioaddr, CSR0, CSR0_START); /* Set STRT bit */
1066
1067 /* Check status of descriptors */
1068 for (x = 0; x < numbuffs; x++) {
1069 ticks = 0;
1070 rmb();
1071 while ((lp->rx_ring[x].status & teststatus) && (ticks < 200)) {
1072 spin_unlock_irqrestore(&lp->lock, flags);
1073 msleep(1);
1074 spin_lock_irqsave(&lp->lock, flags);
1075 rmb();
1076 ticks++;
1077 }
1078 if (ticks == 200) {
1079 netif_err(lp, hw, dev, "Desc %d failed to reset!\n", x);
1080 break;
1081 }
1082 }
1083
1084 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */
1085 wmb();
1086 if (netif_msg_hw(lp) && netif_msg_pktdata(lp)) {
1087 netdev_printk(KERN_DEBUG, dev, "RX loopback packets:\n");
1088
1089 for (x = 0; x < numbuffs; x++) {
1090 netdev_printk(KERN_DEBUG, dev, "Packet %d: ", x);
1091 skb = lp->rx_skbuff[x];
1092 for (i = 0; i < size; i++)
1093 pr_cont(" %02x", *(skb->data + i));
1094 pr_cont("\n");
1095 }
1096 }
1097
1098 x = 0;
1099 rc = 0;
1100 while (x < numbuffs && !rc) {
1101 skb = lp->rx_skbuff[x];
1102 packet = lp->tx_skbuff[x]->data;
1103 for (i = 0; i < size; i++) {
1104 if (*(skb->data + i) != packet[i]) {
1105 netif_printk(lp, hw, KERN_DEBUG, dev,
1106 "Error in compare! %2x - %02x %02x\n",
1107 i, *(skb->data + i), packet[i]);
1108 rc = 1;
1109 break;
1110 }
1111 }
1112 x++;
1113 }
1114
1115 clean_up:
1116 *data1 = rc;
1117 pcnet32_purge_tx_ring(dev);
1118
1119 x = a->read_csr(ioaddr, CSR15);
1120 a->write_csr(ioaddr, CSR15, (x & ~0x0044)); /* reset bits 6 and 2 */
1121
1122 x = a->read_bcr(ioaddr, 32); /* reset internal loopback */
1123 a->write_bcr(ioaddr, 32, (x & ~0x0002));
1124
1125 if (netif_running(dev)) {
1126 pcnet32_netif_start(dev);
1127 pcnet32_restart(dev, CSR0_NORMAL);
1128 } else {
1129 pcnet32_purge_rx_ring(dev);
1130 lp->a->write_bcr(ioaddr, 20, 4); /* return to 16bit mode */
1131 }
1132 spin_unlock_irqrestore(&lp->lock, flags);
1133
1134 return rc;
1135 } /* end pcnet32_loopback_test */
1136
1137 static int pcnet32_set_phys_id(struct net_device *dev,
1138 enum ethtool_phys_id_state state)
1139 {
1140 struct pcnet32_private *lp = netdev_priv(dev);
1141 const struct pcnet32_access *a = lp->a;
1142 ulong ioaddr = dev->base_addr;
1143 unsigned long flags;
1144 int i;
1145
1146 switch (state) {
1147 case ETHTOOL_ID_ACTIVE:
1148 /* Save the current value of the bcrs */
1149 spin_lock_irqsave(&lp->lock, flags);
1150 for (i = 4; i < 8; i++)
1151 lp->save_regs[i - 4] = a->read_bcr(ioaddr, i);
1152 spin_unlock_irqrestore(&lp->lock, flags);
1153 return 2; /* cycle on/off twice per second */
1154
1155 case ETHTOOL_ID_ON:
1156 case ETHTOOL_ID_OFF:
1157 /* Blink the led */
1158 spin_lock_irqsave(&lp->lock, flags);
1159 for (i = 4; i < 8; i++)
1160 a->write_bcr(ioaddr, i, a->read_bcr(ioaddr, i) ^ 0x4000);
1161 spin_unlock_irqrestore(&lp->lock, flags);
1162 break;
1163
1164 case ETHTOOL_ID_INACTIVE:
1165 /* Restore the original value of the bcrs */
1166 spin_lock_irqsave(&lp->lock, flags);
1167 for (i = 4; i < 8; i++)
1168 a->write_bcr(ioaddr, i, lp->save_regs[i - 4]);
1169 spin_unlock_irqrestore(&lp->lock, flags);
1170 }
1171 return 0;
1172 }
1173
1174 /*
1175 * process one receive descriptor entry
1176 */
1177
1178 static void pcnet32_rx_entry(struct net_device *dev,
1179 struct pcnet32_private *lp,
1180 struct pcnet32_rx_head *rxp,
1181 int entry)
1182 {
1183 int status = (short)le16_to_cpu(rxp->status) >> 8;
1184 int rx_in_place = 0;
1185 struct sk_buff *skb;
1186 short pkt_len;
1187
1188 if (status != 0x03) { /* There was an error. */
1189 /*
1190 * There is a tricky error noted by John Murphy,
1191 * <murf@perftech.com> to Russ Nelson: Even with full-sized
1192 * buffers it's possible for a jabber packet to use two
1193 * buffers, with only the last correctly noting the error.
1194 */
1195 if (status & 0x01) /* Only count a general error at the */
1196 dev->stats.rx_errors++; /* end of a packet. */
1197 if (status & 0x20)
1198 dev->stats.rx_frame_errors++;
1199 if (status & 0x10)
1200 dev->stats.rx_over_errors++;
1201 if (status & 0x08)
1202 dev->stats.rx_crc_errors++;
1203 if (status & 0x04)
1204 dev->stats.rx_fifo_errors++;
1205 return;
1206 }
1207
1208 pkt_len = (le32_to_cpu(rxp->msg_length) & 0xfff) - 4;
1209
1210 /* Discard oversize frames. */
1211 if (unlikely(pkt_len > PKT_BUF_SIZE)) {
1212 netif_err(lp, drv, dev, "Impossible packet size %d!\n",
1213 pkt_len);
1214 dev->stats.rx_errors++;
1215 return;
1216 }
1217 if (pkt_len < 60) {
1218 netif_err(lp, rx_err, dev, "Runt packet!\n");
1219 dev->stats.rx_errors++;
1220 return;
1221 }
1222
1223 if (pkt_len > rx_copybreak) {
1224 struct sk_buff *newskb;
1225 dma_addr_t new_dma_addr;
1226
1227 newskb = netdev_alloc_skb(dev, PKT_BUF_SKB);
1228 /*
1229 * map the new buffer, if mapping fails, drop the packet and
1230 * reuse the old buffer
1231 */
1232 if (newskb) {
1233 skb_reserve(newskb, NET_IP_ALIGN);
1234 new_dma_addr = pci_map_single(lp->pci_dev,
1235 newskb->data,
1236 PKT_BUF_SIZE,
1237 PCI_DMA_FROMDEVICE);
1238 if (pci_dma_mapping_error(lp->pci_dev, new_dma_addr)) {
1239 netif_err(lp, rx_err, dev,
1240 "DMA mapping error.\n");
1241 dev_kfree_skb(newskb);
1242 skb = NULL;
1243 } else {
1244 skb = lp->rx_skbuff[entry];
1245 pci_unmap_single(lp->pci_dev,
1246 lp->rx_dma_addr[entry],
1247 PKT_BUF_SIZE,
1248 PCI_DMA_FROMDEVICE);
1249 skb_put(skb, pkt_len);
1250 lp->rx_skbuff[entry] = newskb;
1251 lp->rx_dma_addr[entry] = new_dma_addr;
1252 rxp->base = cpu_to_le32(new_dma_addr);
1253 rx_in_place = 1;
1254 }
1255 } else
1256 skb = NULL;
1257 } else
1258 skb = netdev_alloc_skb(dev, pkt_len + NET_IP_ALIGN);
1259
1260 if (skb == NULL) {
1261 dev->stats.rx_dropped++;
1262 return;
1263 }
1264 if (!rx_in_place) {
1265 skb_reserve(skb, NET_IP_ALIGN);
1266 skb_put(skb, pkt_len); /* Make room */
1267 pci_dma_sync_single_for_cpu(lp->pci_dev,
1268 lp->rx_dma_addr[entry],
1269 pkt_len,
1270 PCI_DMA_FROMDEVICE);
1271 skb_copy_to_linear_data(skb,
1272 (unsigned char *)(lp->rx_skbuff[entry]->data),
1273 pkt_len);
1274 pci_dma_sync_single_for_device(lp->pci_dev,
1275 lp->rx_dma_addr[entry],
1276 pkt_len,
1277 PCI_DMA_FROMDEVICE);
1278 }
1279 dev->stats.rx_bytes += skb->len;
1280 skb->protocol = eth_type_trans(skb, dev);
1281 netif_receive_skb(skb);
1282 dev->stats.rx_packets++;
1283 }
1284
1285 static int pcnet32_rx(struct net_device *dev, int budget)
1286 {
1287 struct pcnet32_private *lp = netdev_priv(dev);
1288 int entry = lp->cur_rx & lp->rx_mod_mask;
1289 struct pcnet32_rx_head *rxp = &lp->rx_ring[entry];
1290 int npackets = 0;
1291
1292 /* If we own the next entry, it's a new packet. Send it up. */
1293 while (npackets < budget && (short)le16_to_cpu(rxp->status) >= 0) {
1294 pcnet32_rx_entry(dev, lp, rxp, entry);
1295 npackets += 1;
1296 /*
1297 * The docs say that the buffer length isn't touched, but Andrew
1298 * Boyd of QNX reports that some revs of the 79C965 clear it.
1299 */
1300 rxp->buf_length = cpu_to_le16(NEG_BUF_SIZE);
1301 wmb(); /* Make sure owner changes after others are visible */
1302 rxp->status = cpu_to_le16(0x8000);
1303 entry = (++lp->cur_rx) & lp->rx_mod_mask;
1304 rxp = &lp->rx_ring[entry];
1305 }
1306
1307 return npackets;
1308 }
1309
1310 static int pcnet32_tx(struct net_device *dev)
1311 {
1312 struct pcnet32_private *lp = netdev_priv(dev);
1313 unsigned int dirty_tx = lp->dirty_tx;
1314 int delta;
1315 int must_restart = 0;
1316
1317 while (dirty_tx != lp->cur_tx) {
1318 int entry = dirty_tx & lp->tx_mod_mask;
1319 int status = (short)le16_to_cpu(lp->tx_ring[entry].status);
1320
1321 if (status < 0)
1322 break; /* It still hasn't been Txed */
1323
1324 lp->tx_ring[entry].base = 0;
1325
1326 if (status & 0x4000) {
1327 /* There was a major error, log it. */
1328 int err_status = le32_to_cpu(lp->tx_ring[entry].misc);
1329 dev->stats.tx_errors++;
1330 netif_err(lp, tx_err, dev,
1331 "Tx error status=%04x err_status=%08x\n",
1332 status, err_status);
1333 if (err_status & 0x04000000)
1334 dev->stats.tx_aborted_errors++;
1335 if (err_status & 0x08000000)
1336 dev->stats.tx_carrier_errors++;
1337 if (err_status & 0x10000000)
1338 dev->stats.tx_window_errors++;
1339 #ifndef DO_DXSUFLO
1340 if (err_status & 0x40000000) {
1341 dev->stats.tx_fifo_errors++;
1342 /* Ackk! On FIFO errors the Tx unit is turned off! */
1343 /* Remove this verbosity later! */
1344 netif_err(lp, tx_err, dev, "Tx FIFO error!\n");
1345 must_restart = 1;
1346 }
1347 #else
1348 if (err_status & 0x40000000) {
1349 dev->stats.tx_fifo_errors++;
1350 if (!lp->dxsuflo) { /* If controller doesn't recover ... */
1351 /* Ackk! On FIFO errors the Tx unit is turned off! */
1352 /* Remove this verbosity later! */
1353 netif_err(lp, tx_err, dev, "Tx FIFO error!\n");
1354 must_restart = 1;
1355 }
1356 }
1357 #endif
1358 } else {
1359 if (status & 0x1800)
1360 dev->stats.collisions++;
1361 dev->stats.tx_packets++;
1362 }
1363
1364 /* We must free the original skb */
1365 if (lp->tx_skbuff[entry]) {
1366 pci_unmap_single(lp->pci_dev,
1367 lp->tx_dma_addr[entry],
1368 lp->tx_skbuff[entry]->
1369 len, PCI_DMA_TODEVICE);
1370 dev_kfree_skb_any(lp->tx_skbuff[entry]);
1371 lp->tx_skbuff[entry] = NULL;
1372 lp->tx_dma_addr[entry] = 0;
1373 }
1374 dirty_tx++;
1375 }
1376
1377 delta = (lp->cur_tx - dirty_tx) & (lp->tx_mod_mask + lp->tx_ring_size);
1378 if (delta > lp->tx_ring_size) {
1379 netif_err(lp, drv, dev, "out-of-sync dirty pointer, %d vs. %d, full=%d\n",
1380 dirty_tx, lp->cur_tx, lp->tx_full);
1381 dirty_tx += lp->tx_ring_size;
1382 delta -= lp->tx_ring_size;
1383 }
1384
1385 if (lp->tx_full &&
1386 netif_queue_stopped(dev) &&
1387 delta < lp->tx_ring_size - 2) {
1388 /* The ring is no longer full, clear tbusy. */
1389 lp->tx_full = 0;
1390 netif_wake_queue(dev);
1391 }
1392 lp->dirty_tx = dirty_tx;
1393
1394 return must_restart;
1395 }
1396
1397 static int pcnet32_poll(struct napi_struct *napi, int budget)
1398 {
1399 struct pcnet32_private *lp = container_of(napi, struct pcnet32_private, napi);
1400 struct net_device *dev = lp->dev;
1401 unsigned long ioaddr = dev->base_addr;
1402 unsigned long flags;
1403 int work_done;
1404 u16 val;
1405
1406 work_done = pcnet32_rx(dev, budget);
1407
1408 spin_lock_irqsave(&lp->lock, flags);
1409 if (pcnet32_tx(dev)) {
1410 /* reset the chip to clear the error condition, then restart */
1411 lp->a->reset(ioaddr);
1412 lp->a->write_csr(ioaddr, CSR4, 0x0915); /* auto tx pad */
1413 pcnet32_restart(dev, CSR0_START);
1414 netif_wake_queue(dev);
1415 }
1416
1417 if (work_done < budget && napi_complete_done(napi, work_done)) {
1418 /* clear interrupt masks */
1419 val = lp->a->read_csr(ioaddr, CSR3);
1420 val &= 0x00ff;
1421 lp->a->write_csr(ioaddr, CSR3, val);
1422
1423 /* Set interrupt enable. */
1424 lp->a->write_csr(ioaddr, CSR0, CSR0_INTEN);
1425 }
1426
1427 spin_unlock_irqrestore(&lp->lock, flags);
1428 return work_done;
1429 }
1430
1431 #define PCNET32_REGS_PER_PHY 32
1432 #define PCNET32_MAX_PHYS 32
1433 static int pcnet32_get_regs_len(struct net_device *dev)
1434 {
1435 struct pcnet32_private *lp = netdev_priv(dev);
1436 int j = lp->phycount * PCNET32_REGS_PER_PHY;
1437
1438 return (PCNET32_NUM_REGS + j) * sizeof(u16);
1439 }
1440
1441 static void pcnet32_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1442 void *ptr)
1443 {
1444 int i, csr0;
1445 u16 *buff = ptr;
1446 struct pcnet32_private *lp = netdev_priv(dev);
1447 const struct pcnet32_access *a = lp->a;
1448 ulong ioaddr = dev->base_addr;
1449 unsigned long flags;
1450
1451 spin_lock_irqsave(&lp->lock, flags);
1452
1453 csr0 = a->read_csr(ioaddr, CSR0);
1454 if (!(csr0 & CSR0_STOP)) /* If not stopped */
1455 pcnet32_suspend(dev, &flags, 1);
1456
1457 /* read address PROM */
1458 for (i = 0; i < 16; i += 2)
1459 *buff++ = inw(ioaddr + i);
1460
1461 /* read control and status registers */
1462 for (i = 0; i < 90; i++)
1463 *buff++ = a->read_csr(ioaddr, i);
1464
1465 *buff++ = a->read_csr(ioaddr, 112);
1466 *buff++ = a->read_csr(ioaddr, 114);
1467
1468 /* read bus configuration registers */
1469 for (i = 0; i < 30; i++)
1470 *buff++ = a->read_bcr(ioaddr, i);
1471
1472 *buff++ = 0; /* skip bcr30 so as not to hang 79C976 */
1473
1474 for (i = 31; i < 36; i++)
1475 *buff++ = a->read_bcr(ioaddr, i);
1476
1477 /* read mii phy registers */
1478 if (lp->mii) {
1479 int j;
1480 for (j = 0; j < PCNET32_MAX_PHYS; j++) {
1481 if (lp->phymask & (1 << j)) {
1482 for (i = 0; i < PCNET32_REGS_PER_PHY; i++) {
1483 lp->a->write_bcr(ioaddr, 33,
1484 (j << 5) | i);
1485 *buff++ = lp->a->read_bcr(ioaddr, 34);
1486 }
1487 }
1488 }
1489 }
1490
1491 if (!(csr0 & CSR0_STOP)) /* If not stopped */
1492 pcnet32_clr_suspend(lp, ioaddr);
1493
1494 spin_unlock_irqrestore(&lp->lock, flags);
1495 }
1496
1497 static const struct ethtool_ops pcnet32_ethtool_ops = {
1498 .get_drvinfo = pcnet32_get_drvinfo,
1499 .get_msglevel = pcnet32_get_msglevel,
1500 .set_msglevel = pcnet32_set_msglevel,
1501 .nway_reset = pcnet32_nway_reset,
1502 .get_link = pcnet32_get_link,
1503 .get_ringparam = pcnet32_get_ringparam,
1504 .set_ringparam = pcnet32_set_ringparam,
1505 .get_strings = pcnet32_get_strings,
1506 .self_test = pcnet32_ethtool_test,
1507 .set_phys_id = pcnet32_set_phys_id,
1508 .get_regs_len = pcnet32_get_regs_len,
1509 .get_regs = pcnet32_get_regs,
1510 .get_sset_count = pcnet32_get_sset_count,
1511 .get_link_ksettings = pcnet32_get_link_ksettings,
1512 .set_link_ksettings = pcnet32_set_link_ksettings,
1513 };
1514
1515 /* only probes for non-PCI devices, the rest are handled by
1516 * pci_register_driver via pcnet32_probe_pci */
1517
1518 static void pcnet32_probe_vlbus(unsigned int *pcnet32_portlist)
1519 {
1520 unsigned int *port, ioaddr;
1521
1522 /* search for PCnet32 VLB cards at known addresses */
1523 for (port = pcnet32_portlist; (ioaddr = *port); port++) {
1524 if (request_region
1525 (ioaddr, PCNET32_TOTAL_SIZE, "pcnet32_probe_vlbus")) {
1526 /* check if there is really a pcnet chip on that ioaddr */
1527 if ((inb(ioaddr + 14) == 0x57) &&
1528 (inb(ioaddr + 15) == 0x57)) {
1529 pcnet32_probe1(ioaddr, 0, NULL);
1530 } else {
1531 release_region(ioaddr, PCNET32_TOTAL_SIZE);
1532 }
1533 }
1534 }
1535 }
1536
1537 static int
1538 pcnet32_probe_pci(struct pci_dev *pdev, const struct pci_device_id *ent)
1539 {
1540 unsigned long ioaddr;
1541 int err;
1542
1543 err = pci_enable_device(pdev);
1544 if (err < 0) {
1545 if (pcnet32_debug & NETIF_MSG_PROBE)
1546 pr_err("failed to enable device -- err=%d\n", err);
1547 return err;
1548 }
1549 pci_set_master(pdev);
1550
1551 ioaddr = pci_resource_start(pdev, 0);
1552 if (!ioaddr) {
1553 if (pcnet32_debug & NETIF_MSG_PROBE)
1554 pr_err("card has no PCI IO resources, aborting\n");
1555 return -ENODEV;
1556 }
1557
1558 err = pci_set_dma_mask(pdev, PCNET32_DMA_MASK);
1559 if (err) {
1560 if (pcnet32_debug & NETIF_MSG_PROBE)
1561 pr_err("architecture does not support 32bit PCI busmaster DMA\n");
1562 return err;
1563 }
1564 if (!request_region(ioaddr, PCNET32_TOTAL_SIZE, "pcnet32_probe_pci")) {
1565 if (pcnet32_debug & NETIF_MSG_PROBE)
1566 pr_err("io address range already allocated\n");
1567 return -EBUSY;
1568 }
1569
1570 err = pcnet32_probe1(ioaddr, 1, pdev);
1571 if (err < 0)
1572 pci_disable_device(pdev);
1573
1574 return err;
1575 }
1576
1577 static const struct net_device_ops pcnet32_netdev_ops = {
1578 .ndo_open = pcnet32_open,
1579 .ndo_stop = pcnet32_close,
1580 .ndo_start_xmit = pcnet32_start_xmit,
1581 .ndo_tx_timeout = pcnet32_tx_timeout,
1582 .ndo_get_stats = pcnet32_get_stats,
1583 .ndo_set_rx_mode = pcnet32_set_multicast_list,
1584 .ndo_do_ioctl = pcnet32_ioctl,
1585 .ndo_set_mac_address = eth_mac_addr,
1586 .ndo_validate_addr = eth_validate_addr,
1587 #ifdef CONFIG_NET_POLL_CONTROLLER
1588 .ndo_poll_controller = pcnet32_poll_controller,
1589 #endif
1590 };
1591
1592 /* pcnet32_probe1
1593 * Called from both pcnet32_probe_vlbus and pcnet_probe_pci.
1594 * pdev will be NULL when called from pcnet32_probe_vlbus.
1595 */
1596 static int
1597 pcnet32_probe1(unsigned long ioaddr, int shared, struct pci_dev *pdev)
1598 {
1599 struct pcnet32_private *lp;
1600 int i, media;
1601 int fdx, mii, fset, dxsuflo, sram;
1602 int chip_version;
1603 char *chipname;
1604 struct net_device *dev;
1605 const struct pcnet32_access *a = NULL;
1606 u8 promaddr[ETH_ALEN];
1607 int ret = -ENODEV;
1608
1609 /* reset the chip */
1610 pcnet32_wio_reset(ioaddr);
1611
1612 /* NOTE: 16-bit check is first, otherwise some older PCnet chips fail */
1613 if (pcnet32_wio_read_csr(ioaddr, 0) == 4 && pcnet32_wio_check(ioaddr)) {
1614 a = &pcnet32_wio;
1615 } else {
1616 pcnet32_dwio_reset(ioaddr);
1617 if (pcnet32_dwio_read_csr(ioaddr, 0) == 4 &&
1618 pcnet32_dwio_check(ioaddr)) {
1619 a = &pcnet32_dwio;
1620 } else {
1621 if (pcnet32_debug & NETIF_MSG_PROBE)
1622 pr_err("No access methods\n");
1623 goto err_release_region;
1624 }
1625 }
1626
1627 chip_version =
1628 a->read_csr(ioaddr, 88) | (a->read_csr(ioaddr, 89) << 16);
1629 if ((pcnet32_debug & NETIF_MSG_PROBE) && (pcnet32_debug & NETIF_MSG_HW))
1630 pr_info(" PCnet chip version is %#x\n", chip_version);
1631 if ((chip_version & 0xfff) != 0x003) {
1632 if (pcnet32_debug & NETIF_MSG_PROBE)
1633 pr_info("Unsupported chip version\n");
1634 goto err_release_region;
1635 }
1636
1637 /* initialize variables */
1638 fdx = mii = fset = dxsuflo = sram = 0;
1639 chip_version = (chip_version >> 12) & 0xffff;
1640
1641 switch (chip_version) {
1642 case 0x2420:
1643 chipname = "PCnet/PCI 79C970"; /* PCI */
1644 break;
1645 case 0x2430:
1646 if (shared)
1647 chipname = "PCnet/PCI 79C970"; /* 970 gives the wrong chip id back */
1648 else
1649 chipname = "PCnet/32 79C965"; /* 486/VL bus */
1650 break;
1651 case 0x2621:
1652 chipname = "PCnet/PCI II 79C970A"; /* PCI */
1653 fdx = 1;
1654 break;
1655 case 0x2623:
1656 chipname = "PCnet/FAST 79C971"; /* PCI */
1657 fdx = 1;
1658 mii = 1;
1659 fset = 1;
1660 break;
1661 case 0x2624:
1662 chipname = "PCnet/FAST+ 79C972"; /* PCI */
1663 fdx = 1;
1664 mii = 1;
1665 fset = 1;
1666 break;
1667 case 0x2625:
1668 chipname = "PCnet/FAST III 79C973"; /* PCI */
1669 fdx = 1;
1670 mii = 1;
1671 sram = 1;
1672 break;
1673 case 0x2626:
1674 chipname = "PCnet/Home 79C978"; /* PCI */
1675 fdx = 1;
1676 /*
1677 * This is based on specs published at www.amd.com. This section
1678 * assumes that a card with a 79C978 wants to go into standard
1679 * ethernet mode. The 79C978 can also go into 1Mb HomePNA mode,
1680 * and the module option homepna=1 can select this instead.
1681 */
1682 media = a->read_bcr(ioaddr, 49);
1683 media &= ~3; /* default to 10Mb ethernet */
1684 if (cards_found < MAX_UNITS && homepna[cards_found])
1685 media |= 1; /* switch to home wiring mode */
1686 if (pcnet32_debug & NETIF_MSG_PROBE)
1687 printk(KERN_DEBUG PFX "media set to %sMbit mode\n",
1688 (media & 1) ? "1" : "10");
1689 a->write_bcr(ioaddr, 49, media);
1690 break;
1691 case 0x2627:
1692 chipname = "PCnet/FAST III 79C975"; /* PCI */
1693 fdx = 1;
1694 mii = 1;
1695 sram = 1;
1696 break;
1697 case 0x2628:
1698 chipname = "PCnet/PRO 79C976";
1699 fdx = 1;
1700 mii = 1;
1701 break;
1702 default:
1703 if (pcnet32_debug & NETIF_MSG_PROBE)
1704 pr_info("PCnet version %#x, no PCnet32 chip\n",
1705 chip_version);
1706 goto err_release_region;
1707 }
1708
1709 /*
1710 * On selected chips turn on the BCR18:NOUFLO bit. This stops transmit
1711 * starting until the packet is loaded. Strike one for reliability, lose
1712 * one for latency - although on PCI this isn't a big loss. Older chips
1713 * have FIFO's smaller than a packet, so you can't do this.
1714 * Turn on BCR18:BurstRdEn and BCR18:BurstWrEn.
1715 */
1716
1717 if (fset) {
1718 a->write_bcr(ioaddr, 18, (a->read_bcr(ioaddr, 18) | 0x0860));
1719 a->write_csr(ioaddr, 80,
1720 (a->read_csr(ioaddr, 80) & 0x0C00) | 0x0c00);
1721 dxsuflo = 1;
1722 }
1723
1724 /*
1725 * The Am79C973/Am79C975 controllers come with 12K of SRAM
1726 * which we can use for the Tx/Rx buffers but most importantly,
1727 * the use of SRAM allow us to use the BCR18:NOUFLO bit to avoid
1728 * Tx fifo underflows.
1729 */
1730 if (sram) {
1731 /*
1732 * The SRAM is being configured in two steps. First we
1733 * set the SRAM size in the BCR25:SRAM_SIZE bits. According
1734 * to the datasheet, each bit corresponds to a 512-byte
1735 * page so we can have at most 24 pages. The SRAM_SIZE
1736 * holds the value of the upper 8 bits of the 16-bit SRAM size.
1737 * The low 8-bits start at 0x00 and end at 0xff. So the
1738 * address range is from 0x0000 up to 0x17ff. Therefore,
1739 * the SRAM_SIZE is set to 0x17. The next step is to set
1740 * the BCR26:SRAM_BND midway through so the Tx and Rx
1741 * buffers can share the SRAM equally.
1742 */
1743 a->write_bcr(ioaddr, 25, 0x17);
1744 a->write_bcr(ioaddr, 26, 0xc);
1745 /* And finally enable the NOUFLO bit */
1746 a->write_bcr(ioaddr, 18, a->read_bcr(ioaddr, 18) | (1 << 11));
1747 }
1748
1749 dev = alloc_etherdev(sizeof(*lp));
1750 if (!dev) {
1751 ret = -ENOMEM;
1752 goto err_release_region;
1753 }
1754
1755 if (pdev)
1756 SET_NETDEV_DEV(dev, &pdev->dev);
1757
1758 if (pcnet32_debug & NETIF_MSG_PROBE)
1759 pr_info("%s at %#3lx,", chipname, ioaddr);
1760
1761 /* In most chips, after a chip reset, the ethernet address is read from the
1762 * station address PROM at the base address and programmed into the
1763 * "Physical Address Registers" CSR12-14.
1764 * As a precautionary measure, we read the PROM values and complain if
1765 * they disagree with the CSRs. If they miscompare, and the PROM addr
1766 * is valid, then the PROM addr is used.
1767 */
1768 for (i = 0; i < 3; i++) {
1769 unsigned int val;
1770 val = a->read_csr(ioaddr, i + 12) & 0x0ffff;
1771 /* There may be endianness issues here. */
1772 dev->dev_addr[2 * i] = val & 0x0ff;
1773 dev->dev_addr[2 * i + 1] = (val >> 8) & 0x0ff;
1774 }
1775
1776 /* read PROM address and compare with CSR address */
1777 for (i = 0; i < ETH_ALEN; i++)
1778 promaddr[i] = inb(ioaddr + i);
1779
1780 if (!ether_addr_equal(promaddr, dev->dev_addr) ||
1781 !is_valid_ether_addr(dev->dev_addr)) {
1782 if (is_valid_ether_addr(promaddr)) {
1783 if (pcnet32_debug & NETIF_MSG_PROBE) {
1784 pr_cont(" warning: CSR address invalid,\n");
1785 pr_info(" using instead PROM address of");
1786 }
1787 memcpy(dev->dev_addr, promaddr, ETH_ALEN);
1788 }
1789 }
1790
1791 /* if the ethernet address is not valid, force to 00:00:00:00:00:00 */
1792 if (!is_valid_ether_addr(dev->dev_addr))
1793 eth_zero_addr(dev->dev_addr);
1794
1795 if (pcnet32_debug & NETIF_MSG_PROBE) {
1796 pr_cont(" %pM", dev->dev_addr);
1797
1798 /* Version 0x2623 and 0x2624 */
1799 if (((chip_version + 1) & 0xfffe) == 0x2624) {
1800 i = a->read_csr(ioaddr, 80) & 0x0C00; /* Check tx_start_pt */
1801 pr_info(" tx_start_pt(0x%04x):", i);
1802 switch (i >> 10) {
1803 case 0:
1804 pr_cont(" 20 bytes,");
1805 break;
1806 case 1:
1807 pr_cont(" 64 bytes,");
1808 break;
1809 case 2:
1810 pr_cont(" 128 bytes,");
1811 break;
1812 case 3:
1813 pr_cont("~220 bytes,");
1814 break;
1815 }
1816 i = a->read_bcr(ioaddr, 18); /* Check Burst/Bus control */
1817 pr_cont(" BCR18(%x):", i & 0xffff);
1818 if (i & (1 << 5))
1819 pr_cont("BurstWrEn ");
1820 if (i & (1 << 6))
1821 pr_cont("BurstRdEn ");
1822 if (i & (1 << 7))
1823 pr_cont("DWordIO ");
1824 if (i & (1 << 11))
1825 pr_cont("NoUFlow ");
1826 i = a->read_bcr(ioaddr, 25);
1827 pr_info(" SRAMSIZE=0x%04x,", i << 8);
1828 i = a->read_bcr(ioaddr, 26);
1829 pr_cont(" SRAM_BND=0x%04x,", i << 8);
1830 i = a->read_bcr(ioaddr, 27);
1831 if (i & (1 << 14))
1832 pr_cont("LowLatRx");
1833 }
1834 }
1835
1836 dev->base_addr = ioaddr;
1837 lp = netdev_priv(dev);
1838 /* pci_alloc_consistent returns page-aligned memory, so we do not have to check the alignment */
1839 lp->init_block = pci_alloc_consistent(pdev, sizeof(*lp->init_block),
1840 &lp->init_dma_addr);
1841 if (!lp->init_block) {
1842 if (pcnet32_debug & NETIF_MSG_PROBE)
1843 pr_err("Consistent memory allocation failed\n");
1844 ret = -ENOMEM;
1845 goto err_free_netdev;
1846 }
1847 lp->pci_dev = pdev;
1848
1849 lp->dev = dev;
1850
1851 spin_lock_init(&lp->lock);
1852
1853 lp->name = chipname;
1854 lp->shared_irq = shared;
1855 lp->tx_ring_size = TX_RING_SIZE; /* default tx ring size */
1856 lp->rx_ring_size = RX_RING_SIZE; /* default rx ring size */
1857 lp->tx_mod_mask = lp->tx_ring_size - 1;
1858 lp->rx_mod_mask = lp->rx_ring_size - 1;
1859 lp->tx_len_bits = (PCNET32_LOG_TX_BUFFERS << 12);
1860 lp->rx_len_bits = (PCNET32_LOG_RX_BUFFERS << 4);
1861 lp->mii_if.full_duplex = fdx;
1862 lp->mii_if.phy_id_mask = 0x1f;
1863 lp->mii_if.reg_num_mask = 0x1f;
1864 lp->dxsuflo = dxsuflo;
1865 lp->mii = mii;
1866 lp->chip_version = chip_version;
1867 lp->msg_enable = pcnet32_debug;
1868 if ((cards_found >= MAX_UNITS) ||
1869 (options[cards_found] >= sizeof(options_mapping)))
1870 lp->options = PCNET32_PORT_ASEL;
1871 else
1872 lp->options = options_mapping[options[cards_found]];
1873 /* force default port to TP on 79C970A so link detection can work */
1874 if (lp->chip_version == PCNET32_79C970A)
1875 lp->options = PCNET32_PORT_10BT;
1876 lp->mii_if.dev = dev;
1877 lp->mii_if.mdio_read = mdio_read;
1878 lp->mii_if.mdio_write = mdio_write;
1879
1880 /* napi.weight is used in both the napi and non-napi cases */
1881 lp->napi.weight = lp->rx_ring_size / 2;
1882
1883 netif_napi_add(dev, &lp->napi, pcnet32_poll, lp->rx_ring_size / 2);
1884
1885 if (fdx && !(lp->options & PCNET32_PORT_ASEL) &&
1886 ((cards_found >= MAX_UNITS) || full_duplex[cards_found]))
1887 lp->options |= PCNET32_PORT_FD;
1888
1889 lp->a = a;
1890
1891 /* prior to register_netdev, dev->name is not yet correct */
1892 if (pcnet32_alloc_ring(dev, pci_name(lp->pci_dev))) {
1893 ret = -ENOMEM;
1894 goto err_free_ring;
1895 }
1896 /* detect special T1/E1 WAN card by checking for MAC address */
1897 if (dev->dev_addr[0] == 0x00 && dev->dev_addr[1] == 0xe0 &&
1898 dev->dev_addr[2] == 0x75)
1899 lp->options = PCNET32_PORT_FD | PCNET32_PORT_GPSI;
1900
1901 lp->init_block->mode = cpu_to_le16(0x0003); /* Disable Rx and Tx. */
1902 lp->init_block->tlen_rlen =
1903 cpu_to_le16(lp->tx_len_bits | lp->rx_len_bits);
1904 for (i = 0; i < 6; i++)
1905 lp->init_block->phys_addr[i] = dev->dev_addr[i];
1906 lp->init_block->filter[0] = 0x00000000;
1907 lp->init_block->filter[1] = 0x00000000;
1908 lp->init_block->rx_ring = cpu_to_le32(lp->rx_ring_dma_addr);
1909 lp->init_block->tx_ring = cpu_to_le32(lp->tx_ring_dma_addr);
1910
1911 /* switch pcnet32 to 32bit mode */
1912 a->write_bcr(ioaddr, 20, 2);
1913
1914 a->write_csr(ioaddr, 1, (lp->init_dma_addr & 0xffff));
1915 a->write_csr(ioaddr, 2, (lp->init_dma_addr >> 16));
1916
1917 if (pdev) { /* use the IRQ provided by PCI */
1918 dev->irq = pdev->irq;
1919 if (pcnet32_debug & NETIF_MSG_PROBE)
1920 pr_cont(" assigned IRQ %d\n", dev->irq);
1921 } else {
1922 unsigned long irq_mask = probe_irq_on();
1923
1924 /*
1925 * To auto-IRQ we enable the initialization-done and DMA error
1926 * interrupts. For ISA boards we get a DMA error, but VLB and PCI
1927 * boards will work.
1928 */
1929 /* Trigger an initialization just for the interrupt. */
1930 a->write_csr(ioaddr, CSR0, CSR0_INTEN | CSR0_INIT);
1931 mdelay(1);
1932
1933 dev->irq = probe_irq_off(irq_mask);
1934 if (!dev->irq) {
1935 if (pcnet32_debug & NETIF_MSG_PROBE)
1936 pr_cont(", failed to detect IRQ line\n");
1937 ret = -ENODEV;
1938 goto err_free_ring;
1939 }
1940 if (pcnet32_debug & NETIF_MSG_PROBE)
1941 pr_cont(", probed IRQ %d\n", dev->irq);
1942 }
1943
1944 /* Set the mii phy_id so that we can query the link state */
1945 if (lp->mii) {
1946 /* lp->phycount and lp->phymask are set to 0 by memset above */
1947
1948 lp->mii_if.phy_id = ((lp->a->read_bcr(ioaddr, 33)) >> 5) & 0x1f;
1949 /* scan for PHYs */
1950 for (i = 0; i < PCNET32_MAX_PHYS; i++) {
1951 unsigned short id1, id2;
1952
1953 id1 = mdio_read(dev, i, MII_PHYSID1);
1954 if (id1 == 0xffff)
1955 continue;
1956 id2 = mdio_read(dev, i, MII_PHYSID2);
1957 if (id2 == 0xffff)
1958 continue;
1959 if (i == 31 && ((chip_version + 1) & 0xfffe) == 0x2624)
1960 continue; /* 79C971 & 79C972 have phantom phy at id 31 */
1961 lp->phycount++;
1962 lp->phymask |= (1 << i);
1963 lp->mii_if.phy_id = i;
1964 if (pcnet32_debug & NETIF_MSG_PROBE)
1965 pr_info("Found PHY %04x:%04x at address %d\n",
1966 id1, id2, i);
1967 }
1968 lp->a->write_bcr(ioaddr, 33, (lp->mii_if.phy_id) << 5);
1969 if (lp->phycount > 1)
1970 lp->options |= PCNET32_PORT_MII;
1971 }
1972
1973 timer_setup(&lp->watchdog_timer, pcnet32_watchdog, 0);
1974
1975 /* The PCNET32-specific entries in the device structure. */
1976 dev->netdev_ops = &pcnet32_netdev_ops;
1977 dev->ethtool_ops = &pcnet32_ethtool_ops;
1978 dev->watchdog_timeo = (5 * HZ);
1979
1980 /* Fill in the generic fields of the device structure. */
1981 if (register_netdev(dev))
1982 goto err_free_ring;
1983
1984 if (pdev) {
1985 pci_set_drvdata(pdev, dev);
1986 } else {
1987 lp->next = pcnet32_dev;
1988 pcnet32_dev = dev;
1989 }
1990
1991 if (pcnet32_debug & NETIF_MSG_PROBE)
1992 pr_info("%s: registered as %s\n", dev->name, lp->name);
1993 cards_found++;
1994
1995 /* enable LED writes */
1996 a->write_bcr(ioaddr, 2, a->read_bcr(ioaddr, 2) | 0x1000);
1997
1998 return 0;
1999
2000 err_free_ring:
2001 pcnet32_free_ring(dev);
2002 pci_free_consistent(lp->pci_dev, sizeof(*lp->init_block),
2003 lp->init_block, lp->init_dma_addr);
2004 err_free_netdev:
2005 free_netdev(dev);
2006 err_release_region:
2007 release_region(ioaddr, PCNET32_TOTAL_SIZE);
2008 return ret;
2009 }
2010
2011 /* if any allocation fails, caller must also call pcnet32_free_ring */
2012 static int pcnet32_alloc_ring(struct net_device *dev, const char *name)
2013 {
2014 struct pcnet32_private *lp = netdev_priv(dev);
2015
2016 lp->tx_ring = pci_alloc_consistent(lp->pci_dev,
2017 sizeof(struct pcnet32_tx_head) *
2018 lp->tx_ring_size,
2019 &lp->tx_ring_dma_addr);
2020 if (lp->tx_ring == NULL) {
2021 netif_err(lp, drv, dev, "Consistent memory allocation failed\n");
2022 return -ENOMEM;
2023 }
2024
2025 lp->rx_ring = pci_alloc_consistent(lp->pci_dev,
2026 sizeof(struct pcnet32_rx_head) *
2027 lp->rx_ring_size,
2028 &lp->rx_ring_dma_addr);
2029 if (lp->rx_ring == NULL) {
2030 netif_err(lp, drv, dev, "Consistent memory allocation failed\n");
2031 return -ENOMEM;
2032 }
2033
2034 lp->tx_dma_addr = kcalloc(lp->tx_ring_size, sizeof(dma_addr_t),
2035 GFP_ATOMIC);
2036 if (!lp->tx_dma_addr)
2037 return -ENOMEM;
2038
2039 lp->rx_dma_addr = kcalloc(lp->rx_ring_size, sizeof(dma_addr_t),
2040 GFP_ATOMIC);
2041 if (!lp->rx_dma_addr)
2042 return -ENOMEM;
2043
2044 lp->tx_skbuff = kcalloc(lp->tx_ring_size, sizeof(struct sk_buff *),
2045 GFP_ATOMIC);
2046 if (!lp->tx_skbuff)
2047 return -ENOMEM;
2048
2049 lp->rx_skbuff = kcalloc(lp->rx_ring_size, sizeof(struct sk_buff *),
2050 GFP_ATOMIC);
2051 if (!lp->rx_skbuff)
2052 return -ENOMEM;
2053
2054 return 0;
2055 }
2056
2057 static void pcnet32_free_ring(struct net_device *dev)
2058 {
2059 struct pcnet32_private *lp = netdev_priv(dev);
2060
2061 kfree(lp->tx_skbuff);
2062 lp->tx_skbuff = NULL;
2063
2064 kfree(lp->rx_skbuff);
2065 lp->rx_skbuff = NULL;
2066
2067 kfree(lp->tx_dma_addr);
2068 lp->tx_dma_addr = NULL;
2069
2070 kfree(lp->rx_dma_addr);
2071 lp->rx_dma_addr = NULL;
2072
2073 if (lp->tx_ring) {
2074 pci_free_consistent(lp->pci_dev,
2075 sizeof(struct pcnet32_tx_head) *
2076 lp->tx_ring_size, lp->tx_ring,
2077 lp->tx_ring_dma_addr);
2078 lp->tx_ring = NULL;
2079 }
2080
2081 if (lp->rx_ring) {
2082 pci_free_consistent(lp->pci_dev,
2083 sizeof(struct pcnet32_rx_head) *
2084 lp->rx_ring_size, lp->rx_ring,
2085 lp->rx_ring_dma_addr);
2086 lp->rx_ring = NULL;
2087 }
2088 }
2089
2090 static int pcnet32_open(struct net_device *dev)
2091 {
2092 struct pcnet32_private *lp = netdev_priv(dev);
2093 struct pci_dev *pdev = lp->pci_dev;
2094 unsigned long ioaddr = dev->base_addr;
2095 u16 val;
2096 int i;
2097 int rc;
2098 unsigned long flags;
2099
2100 if (request_irq(dev->irq, pcnet32_interrupt,
2101 lp->shared_irq ? IRQF_SHARED : 0, dev->name,
2102 (void *)dev)) {
2103 return -EAGAIN;
2104 }
2105
2106 spin_lock_irqsave(&lp->lock, flags);
2107 /* Check for a valid station address */
2108 if (!is_valid_ether_addr(dev->dev_addr)) {
2109 rc = -EINVAL;
2110 goto err_free_irq;
2111 }
2112
2113 /* Reset the PCNET32 */
2114 lp->a->reset(ioaddr);
2115
2116 /* switch pcnet32 to 32bit mode */
2117 lp->a->write_bcr(ioaddr, 20, 2);
2118
2119 netif_printk(lp, ifup, KERN_DEBUG, dev,
2120 "%s() irq %d tx/rx rings %#x/%#x init %#x\n",
2121 __func__, dev->irq, (u32) (lp->tx_ring_dma_addr),
2122 (u32) (lp->rx_ring_dma_addr),
2123 (u32) (lp->init_dma_addr));
2124
2125 lp->autoneg = !!(lp->options & PCNET32_PORT_ASEL);
2126 lp->port_tp = !!(lp->options & PCNET32_PORT_10BT);
2127 lp->fdx = !!(lp->options & PCNET32_PORT_FD);
2128
2129 /* set/reset autoselect bit */
2130 val = lp->a->read_bcr(ioaddr, 2) & ~2;
2131 if (lp->options & PCNET32_PORT_ASEL)
2132 val |= 2;
2133 lp->a->write_bcr(ioaddr, 2, val);
2134
2135 /* handle full duplex setting */
2136 if (lp->mii_if.full_duplex) {
2137 val = lp->a->read_bcr(ioaddr, 9) & ~3;
2138 if (lp->options & PCNET32_PORT_FD) {
2139 val |= 1;
2140 if (lp->options == (PCNET32_PORT_FD | PCNET32_PORT_AUI))
2141 val |= 2;
2142 } else if (lp->options & PCNET32_PORT_ASEL) {
2143 /* workaround of xSeries250, turn on for 79C975 only */
2144 if (lp->chip_version == 0x2627)
2145 val |= 3;
2146 }
2147 lp->a->write_bcr(ioaddr, 9, val);
2148 }
2149
2150 /* set/reset GPSI bit in test register */
2151 val = lp->a->read_csr(ioaddr, 124) & ~0x10;
2152 if ((lp->options & PCNET32_PORT_PORTSEL) == PCNET32_PORT_GPSI)
2153 val |= 0x10;
2154 lp->a->write_csr(ioaddr, 124, val);
2155
2156 /* Allied Telesyn AT 2700/2701 FX are 100Mbit only and do not negotiate */
2157 if (pdev && pdev->subsystem_vendor == PCI_VENDOR_ID_AT &&
2158 (pdev->subsystem_device == PCI_SUBDEVICE_ID_AT_2700FX ||
2159 pdev->subsystem_device == PCI_SUBDEVICE_ID_AT_2701FX)) {
2160 if (lp->options & PCNET32_PORT_ASEL) {
2161 lp->options = PCNET32_PORT_FD | PCNET32_PORT_100;
2162 netif_printk(lp, link, KERN_DEBUG, dev,
2163 "Setting 100Mb-Full Duplex\n");
2164 }
2165 }
2166 if (lp->phycount < 2) {
2167 /*
2168 * 24 Jun 2004 according AMD, in order to change the PHY,
2169 * DANAS (or DISPM for 79C976) must be set; then select the speed,
2170 * duplex, and/or enable auto negotiation, and clear DANAS
2171 */
2172 if (lp->mii && !(lp->options & PCNET32_PORT_ASEL)) {
2173 lp->a->write_bcr(ioaddr, 32,
2174 lp->a->read_bcr(ioaddr, 32) | 0x0080);
2175 /* disable Auto Negotiation, set 10Mpbs, HD */
2176 val = lp->a->read_bcr(ioaddr, 32) & ~0xb8;
2177 if (lp->options & PCNET32_PORT_FD)
2178 val |= 0x10;
2179 if (lp->options & PCNET32_PORT_100)
2180 val |= 0x08;
2181 lp->a->write_bcr(ioaddr, 32, val);
2182 } else {
2183 if (lp->options & PCNET32_PORT_ASEL) {
2184 lp->a->write_bcr(ioaddr, 32,
2185 lp->a->read_bcr(ioaddr,
2186 32) | 0x0080);
2187 /* enable auto negotiate, setup, disable fd */
2188 val = lp->a->read_bcr(ioaddr, 32) & ~0x98;
2189 val |= 0x20;
2190 lp->a->write_bcr(ioaddr, 32, val);
2191 }
2192 }
2193 } else {
2194 int first_phy = -1;
2195 u16 bmcr;
2196 u32 bcr9;
2197 struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
2198
2199 /*
2200 * There is really no good other way to handle multiple PHYs
2201 * other than turning off all automatics
2202 */
2203 val = lp->a->read_bcr(ioaddr, 2);
2204 lp->a->write_bcr(ioaddr, 2, val & ~2);
2205 val = lp->a->read_bcr(ioaddr, 32);
2206 lp->a->write_bcr(ioaddr, 32, val & ~(1 << 7)); /* stop MII manager */
2207
2208 if (!(lp->options & PCNET32_PORT_ASEL)) {
2209 /* setup ecmd */
2210 ecmd.port = PORT_MII;
2211 ecmd.transceiver = XCVR_INTERNAL;
2212 ecmd.autoneg = AUTONEG_DISABLE;
2213 ethtool_cmd_speed_set(&ecmd,
2214 (lp->options & PCNET32_PORT_100) ?
2215 SPEED_100 : SPEED_10);
2216 bcr9 = lp->a->read_bcr(ioaddr, 9);
2217
2218 if (lp->options & PCNET32_PORT_FD) {
2219 ecmd.duplex = DUPLEX_FULL;
2220 bcr9 |= (1 << 0);
2221 } else {
2222 ecmd.duplex = DUPLEX_HALF;
2223 bcr9 |= ~(1 << 0);
2224 }
2225 lp->a->write_bcr(ioaddr, 9, bcr9);
2226 }
2227
2228 for (i = 0; i < PCNET32_MAX_PHYS; i++) {
2229 if (lp->phymask & (1 << i)) {
2230 /* isolate all but the first PHY */
2231 bmcr = mdio_read(dev, i, MII_BMCR);
2232 if (first_phy == -1) {
2233 first_phy = i;
2234 mdio_write(dev, i, MII_BMCR,
2235 bmcr & ~BMCR_ISOLATE);
2236 } else {
2237 mdio_write(dev, i, MII_BMCR,
2238 bmcr | BMCR_ISOLATE);
2239 }
2240 /* use mii_ethtool_sset to setup PHY */
2241 lp->mii_if.phy_id = i;
2242 ecmd.phy_address = i;
2243 if (lp->options & PCNET32_PORT_ASEL) {
2244 mii_ethtool_gset(&lp->mii_if, &ecmd);
2245 ecmd.autoneg = AUTONEG_ENABLE;
2246 }
2247 mii_ethtool_sset(&lp->mii_if, &ecmd);
2248 }
2249 }
2250 lp->mii_if.phy_id = first_phy;
2251 netif_info(lp, link, dev, "Using PHY number %d\n", first_phy);
2252 }
2253
2254 #ifdef DO_DXSUFLO
2255 if (lp->dxsuflo) { /* Disable transmit stop on underflow */
2256 val = lp->a->read_csr(ioaddr, CSR3);
2257 val |= 0x40;
2258 lp->a->write_csr(ioaddr, CSR3, val);
2259 }
2260 #endif
2261
2262 lp->init_block->mode =
2263 cpu_to_le16((lp->options & PCNET32_PORT_PORTSEL) << 7);
2264 pcnet32_load_multicast(dev);
2265
2266 if (pcnet32_init_ring(dev)) {
2267 rc = -ENOMEM;
2268 goto err_free_ring;
2269 }
2270
2271 napi_enable(&lp->napi);
2272
2273 /* Re-initialize the PCNET32, and start it when done. */
2274 lp->a->write_csr(ioaddr, 1, (lp->init_dma_addr & 0xffff));
2275 lp->a->write_csr(ioaddr, 2, (lp->init_dma_addr >> 16));
2276
2277 lp->a->write_csr(ioaddr, CSR4, 0x0915); /* auto tx pad */
2278 lp->a->write_csr(ioaddr, CSR0, CSR0_INIT);
2279
2280 netif_start_queue(dev);
2281
2282 if (lp->chip_version >= PCNET32_79C970A) {
2283 /* Print the link status and start the watchdog */
2284 pcnet32_check_media(dev, 1);
2285 mod_timer(&lp->watchdog_timer, PCNET32_WATCHDOG_TIMEOUT);
2286 }
2287
2288 i = 0;
2289 while (i++ < 100)
2290 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_IDON)
2291 break;
2292 /*
2293 * We used to clear the InitDone bit, 0x0100, here but Mark Stockton
2294 * reports that doing so triggers a bug in the '974.
2295 */
2296 lp->a->write_csr(ioaddr, CSR0, CSR0_NORMAL);
2297
2298 netif_printk(lp, ifup, KERN_DEBUG, dev,
2299 "pcnet32 open after %d ticks, init block %#x csr0 %4.4x\n",
2300 i,
2301 (u32) (lp->init_dma_addr),
2302 lp->a->read_csr(ioaddr, CSR0));
2303
2304 spin_unlock_irqrestore(&lp->lock, flags);
2305
2306 return 0; /* Always succeed */
2307
2308 err_free_ring:
2309 /* free any allocated skbuffs */
2310 pcnet32_purge_rx_ring(dev);
2311
2312 /*
2313 * Switch back to 16bit mode to avoid problems with dumb
2314 * DOS packet driver after a warm reboot
2315 */
2316 lp->a->write_bcr(ioaddr, 20, 4);
2317
2318 err_free_irq:
2319 spin_unlock_irqrestore(&lp->lock, flags);
2320 free_irq(dev->irq, dev);
2321 return rc;
2322 }
2323
2324 /*
2325 * The LANCE has been halted for one reason or another (busmaster memory
2326 * arbitration error, Tx FIFO underflow, driver stopped it to reconfigure,
2327 * etc.). Modern LANCE variants always reload their ring-buffer
2328 * configuration when restarted, so we must reinitialize our ring
2329 * context before restarting. As part of this reinitialization,
2330 * find all packets still on the Tx ring and pretend that they had been
2331 * sent (in effect, drop the packets on the floor) - the higher-level
2332 * protocols will time out and retransmit. It'd be better to shuffle
2333 * these skbs to a temp list and then actually re-Tx them after
2334 * restarting the chip, but I'm too lazy to do so right now. dplatt@3do.com
2335 */
2336
2337 static void pcnet32_purge_tx_ring(struct net_device *dev)
2338 {
2339 struct pcnet32_private *lp = netdev_priv(dev);
2340 int i;
2341
2342 for (i = 0; i < lp->tx_ring_size; i++) {
2343 lp->tx_ring[i].status = 0; /* CPU owns buffer */
2344 wmb(); /* Make sure adapter sees owner change */
2345 if (lp->tx_skbuff[i]) {
2346 if (!pci_dma_mapping_error(lp->pci_dev,
2347 lp->tx_dma_addr[i]))
2348 pci_unmap_single(lp->pci_dev,
2349 lp->tx_dma_addr[i],
2350 lp->tx_skbuff[i]->len,
2351 PCI_DMA_TODEVICE);
2352 dev_kfree_skb_any(lp->tx_skbuff[i]);
2353 }
2354 lp->tx_skbuff[i] = NULL;
2355 lp->tx_dma_addr[i] = 0;
2356 }
2357 }
2358
2359 /* Initialize the PCNET32 Rx and Tx rings. */
2360 static int pcnet32_init_ring(struct net_device *dev)
2361 {
2362 struct pcnet32_private *lp = netdev_priv(dev);
2363 int i;
2364
2365 lp->tx_full = 0;
2366 lp->cur_rx = lp->cur_tx = 0;
2367 lp->dirty_rx = lp->dirty_tx = 0;
2368
2369 for (i = 0; i < lp->rx_ring_size; i++) {
2370 struct sk_buff *rx_skbuff = lp->rx_skbuff[i];
2371 if (rx_skbuff == NULL) {
2372 lp->rx_skbuff[i] = netdev_alloc_skb(dev, PKT_BUF_SKB);
2373 rx_skbuff = lp->rx_skbuff[i];
2374 if (!rx_skbuff) {
2375 /* there is not much we can do at this point */
2376 netif_err(lp, drv, dev, "%s netdev_alloc_skb failed\n",
2377 __func__);
2378 return -1;
2379 }
2380 skb_reserve(rx_skbuff, NET_IP_ALIGN);
2381 }
2382
2383 rmb();
2384 if (lp->rx_dma_addr[i] == 0) {
2385 lp->rx_dma_addr[i] =
2386 pci_map_single(lp->pci_dev, rx_skbuff->data,
2387 PKT_BUF_SIZE, PCI_DMA_FROMDEVICE);
2388 if (pci_dma_mapping_error(lp->pci_dev,
2389 lp->rx_dma_addr[i])) {
2390 /* there is not much we can do at this point */
2391 netif_err(lp, drv, dev,
2392 "%s pci dma mapping error\n",
2393 __func__);
2394 return -1;
2395 }
2396 }
2397 lp->rx_ring[i].base = cpu_to_le32(lp->rx_dma_addr[i]);
2398 lp->rx_ring[i].buf_length = cpu_to_le16(NEG_BUF_SIZE);
2399 wmb(); /* Make sure owner changes after all others are visible */
2400 lp->rx_ring[i].status = cpu_to_le16(0x8000);
2401 }
2402 /* The Tx buffer address is filled in as needed, but we do need to clear
2403 * the upper ownership bit. */
2404 for (i = 0; i < lp->tx_ring_size; i++) {
2405 lp->tx_ring[i].status = 0; /* CPU owns buffer */
2406 wmb(); /* Make sure adapter sees owner change */
2407 lp->tx_ring[i].base = 0;
2408 lp->tx_dma_addr[i] = 0;
2409 }
2410
2411 lp->init_block->tlen_rlen =
2412 cpu_to_le16(lp->tx_len_bits | lp->rx_len_bits);
2413 for (i = 0; i < 6; i++)
2414 lp->init_block->phys_addr[i] = dev->dev_addr[i];
2415 lp->init_block->rx_ring = cpu_to_le32(lp->rx_ring_dma_addr);
2416 lp->init_block->tx_ring = cpu_to_le32(lp->tx_ring_dma_addr);
2417 wmb(); /* Make sure all changes are visible */
2418 return 0;
2419 }
2420
2421 /* the pcnet32 has been issued a stop or reset. Wait for the stop bit
2422 * then flush the pending transmit operations, re-initialize the ring,
2423 * and tell the chip to initialize.
2424 */
2425 static void pcnet32_restart(struct net_device *dev, unsigned int csr0_bits)
2426 {
2427 struct pcnet32_private *lp = netdev_priv(dev);
2428 unsigned long ioaddr = dev->base_addr;
2429 int i;
2430
2431 /* wait for stop */
2432 for (i = 0; i < 100; i++)
2433 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_STOP)
2434 break;
2435
2436 if (i >= 100)
2437 netif_err(lp, drv, dev, "%s timed out waiting for stop\n",
2438 __func__);
2439
2440 pcnet32_purge_tx_ring(dev);
2441 if (pcnet32_init_ring(dev))
2442 return;
2443
2444 /* ReInit Ring */
2445 lp->a->write_csr(ioaddr, CSR0, CSR0_INIT);
2446 i = 0;
2447 while (i++ < 1000)
2448 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_IDON)
2449 break;
2450
2451 lp->a->write_csr(ioaddr, CSR0, csr0_bits);
2452 }
2453
2454 static void pcnet32_tx_timeout(struct net_device *dev)
2455 {
2456 struct pcnet32_private *lp = netdev_priv(dev);
2457 unsigned long ioaddr = dev->base_addr, flags;
2458
2459 spin_lock_irqsave(&lp->lock, flags);
2460 /* Transmitter timeout, serious problems. */
2461 if (pcnet32_debug & NETIF_MSG_DRV)
2462 pr_err("%s: transmit timed out, status %4.4x, resetting\n",
2463 dev->name, lp->a->read_csr(ioaddr, CSR0));
2464 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
2465 dev->stats.tx_errors++;
2466 if (netif_msg_tx_err(lp)) {
2467 int i;
2468 printk(KERN_DEBUG
2469 " Ring data dump: dirty_tx %d cur_tx %d%s cur_rx %d.",
2470 lp->dirty_tx, lp->cur_tx, lp->tx_full ? " (full)" : "",
2471 lp->cur_rx);
2472 for (i = 0; i < lp->rx_ring_size; i++)
2473 printk("%s %08x %04x %08x %04x", i & 1 ? "" : "\n ",
2474 le32_to_cpu(lp->rx_ring[i].base),
2475 (-le16_to_cpu(lp->rx_ring[i].buf_length)) &
2476 0xffff, le32_to_cpu(lp->rx_ring[i].msg_length),
2477 le16_to_cpu(lp->rx_ring[i].status));
2478 for (i = 0; i < lp->tx_ring_size; i++)
2479 printk("%s %08x %04x %08x %04x", i & 1 ? "" : "\n ",
2480 le32_to_cpu(lp->tx_ring[i].base),
2481 (-le16_to_cpu(lp->tx_ring[i].length)) & 0xffff,
2482 le32_to_cpu(lp->tx_ring[i].misc),
2483 le16_to_cpu(lp->tx_ring[i].status));
2484 printk("\n");
2485 }
2486 pcnet32_restart(dev, CSR0_NORMAL);
2487
2488 netif_trans_update(dev); /* prevent tx timeout */
2489 netif_wake_queue(dev);
2490
2491 spin_unlock_irqrestore(&lp->lock, flags);
2492 }
2493
2494 static netdev_tx_t pcnet32_start_xmit(struct sk_buff *skb,
2495 struct net_device *dev)
2496 {
2497 struct pcnet32_private *lp = netdev_priv(dev);
2498 unsigned long ioaddr = dev->base_addr;
2499 u16 status;
2500 int entry;
2501 unsigned long flags;
2502
2503 spin_lock_irqsave(&lp->lock, flags);
2504
2505 netif_printk(lp, tx_queued, KERN_DEBUG, dev,
2506 "%s() called, csr0 %4.4x\n",
2507 __func__, lp->a->read_csr(ioaddr, CSR0));
2508
2509 /* Default status -- will not enable Successful-TxDone
2510 * interrupt when that option is available to us.
2511 */
2512 status = 0x8300;
2513
2514 /* Fill in a Tx ring entry */
2515
2516 /* Mask to ring buffer boundary. */
2517 entry = lp->cur_tx & lp->tx_mod_mask;
2518
2519 /* Caution: the write order is important here, set the status
2520 * with the "ownership" bits last. */
2521
2522 lp->tx_ring[entry].length = cpu_to_le16(-skb->len);
2523
2524 lp->tx_ring[entry].misc = 0x00000000;
2525
2526 lp->tx_dma_addr[entry] =
2527 pci_map_single(lp->pci_dev, skb->data, skb->len, PCI_DMA_TODEVICE);
2528 if (pci_dma_mapping_error(lp->pci_dev, lp->tx_dma_addr[entry])) {
2529 dev_kfree_skb_any(skb);
2530 dev->stats.tx_dropped++;
2531 goto drop_packet;
2532 }
2533 lp->tx_skbuff[entry] = skb;
2534 lp->tx_ring[entry].base = cpu_to_le32(lp->tx_dma_addr[entry]);
2535 wmb(); /* Make sure owner changes after all others are visible */
2536 lp->tx_ring[entry].status = cpu_to_le16(status);
2537
2538 lp->cur_tx++;
2539 dev->stats.tx_bytes += skb->len;
2540
2541 /* Trigger an immediate send poll. */
2542 lp->a->write_csr(ioaddr, CSR0, CSR0_INTEN | CSR0_TXPOLL);
2543
2544 if (lp->tx_ring[(entry + 1) & lp->tx_mod_mask].base != 0) {
2545 lp->tx_full = 1;
2546 netif_stop_queue(dev);
2547 }
2548 drop_packet:
2549 spin_unlock_irqrestore(&lp->lock, flags);
2550 return NETDEV_TX_OK;
2551 }
2552
2553 /* The PCNET32 interrupt handler. */
2554 static irqreturn_t
2555 pcnet32_interrupt(int irq, void *dev_id)
2556 {
2557 struct net_device *dev = dev_id;
2558 struct pcnet32_private *lp;
2559 unsigned long ioaddr;
2560 u16 csr0;
2561 int boguscnt = max_interrupt_work;
2562
2563 ioaddr = dev->base_addr;
2564 lp = netdev_priv(dev);
2565
2566 spin_lock(&lp->lock);
2567
2568 csr0 = lp->a->read_csr(ioaddr, CSR0);
2569 while ((csr0 & 0x8f00) && --boguscnt >= 0) {
2570 if (csr0 == 0xffff)
2571 break; /* PCMCIA remove happened */
2572 /* Acknowledge all of the current interrupt sources ASAP. */
2573 lp->a->write_csr(ioaddr, CSR0, csr0 & ~0x004f);
2574
2575 netif_printk(lp, intr, KERN_DEBUG, dev,
2576 "interrupt csr0=%#2.2x new csr=%#2.2x\n",
2577 csr0, lp->a->read_csr(ioaddr, CSR0));
2578
2579 /* Log misc errors. */
2580 if (csr0 & 0x4000)
2581 dev->stats.tx_errors++; /* Tx babble. */
2582 if (csr0 & 0x1000) {
2583 /*
2584 * This happens when our receive ring is full. This
2585 * shouldn't be a problem as we will see normal rx
2586 * interrupts for the frames in the receive ring. But
2587 * there are some PCI chipsets (I can reproduce this
2588 * on SP3G with Intel saturn chipset) which have
2589 * sometimes problems and will fill up the receive
2590 * ring with error descriptors. In this situation we
2591 * don't get a rx interrupt, but a missed frame
2592 * interrupt sooner or later.
2593 */
2594 dev->stats.rx_errors++; /* Missed a Rx frame. */
2595 }
2596 if (csr0 & 0x0800) {
2597 netif_err(lp, drv, dev, "Bus master arbitration failure, status %4.4x\n",
2598 csr0);
2599 /* unlike for the lance, there is no restart needed */
2600 }
2601 if (napi_schedule_prep(&lp->napi)) {
2602 u16 val;
2603 /* set interrupt masks */
2604 val = lp->a->read_csr(ioaddr, CSR3);
2605 val |= 0x5f00;
2606 lp->a->write_csr(ioaddr, CSR3, val);
2607
2608 __napi_schedule(&lp->napi);
2609 break;
2610 }
2611 csr0 = lp->a->read_csr(ioaddr, CSR0);
2612 }
2613
2614 netif_printk(lp, intr, KERN_DEBUG, dev,
2615 "exiting interrupt, csr0=%#4.4x\n",
2616 lp->a->read_csr(ioaddr, CSR0));
2617
2618 spin_unlock(&lp->lock);
2619
2620 return IRQ_HANDLED;
2621 }
2622
2623 static int pcnet32_close(struct net_device *dev)
2624 {
2625 unsigned long ioaddr = dev->base_addr;
2626 struct pcnet32_private *lp = netdev_priv(dev);
2627 unsigned long flags;
2628
2629 del_timer_sync(&lp->watchdog_timer);
2630
2631 netif_stop_queue(dev);
2632 napi_disable(&lp->napi);
2633
2634 spin_lock_irqsave(&lp->lock, flags);
2635
2636 dev->stats.rx_missed_errors = lp->a->read_csr(ioaddr, 112);
2637
2638 netif_printk(lp, ifdown, KERN_DEBUG, dev,
2639 "Shutting down ethercard, status was %2.2x\n",
2640 lp->a->read_csr(ioaddr, CSR0));
2641
2642 /* We stop the PCNET32 here -- it occasionally polls memory if we don't. */
2643 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
2644
2645 /*
2646 * Switch back to 16bit mode to avoid problems with dumb
2647 * DOS packet driver after a warm reboot
2648 */
2649 lp->a->write_bcr(ioaddr, 20, 4);
2650
2651 spin_unlock_irqrestore(&lp->lock, flags);
2652
2653 free_irq(dev->irq, dev);
2654
2655 spin_lock_irqsave(&lp->lock, flags);
2656
2657 pcnet32_purge_rx_ring(dev);
2658 pcnet32_purge_tx_ring(dev);
2659
2660 spin_unlock_irqrestore(&lp->lock, flags);
2661
2662 return 0;
2663 }
2664
2665 static struct net_device_stats *pcnet32_get_stats(struct net_device *dev)
2666 {
2667 struct pcnet32_private *lp = netdev_priv(dev);
2668 unsigned long ioaddr = dev->base_addr;
2669 unsigned long flags;
2670
2671 spin_lock_irqsave(&lp->lock, flags);
2672 dev->stats.rx_missed_errors = lp->a->read_csr(ioaddr, 112);
2673 spin_unlock_irqrestore(&lp->lock, flags);
2674
2675 return &dev->stats;
2676 }
2677
2678 /* taken from the sunlance driver, which it took from the depca driver */
2679 static void pcnet32_load_multicast(struct net_device *dev)
2680 {
2681 struct pcnet32_private *lp = netdev_priv(dev);
2682 volatile struct pcnet32_init_block *ib = lp->init_block;
2683 volatile __le16 *mcast_table = (__le16 *)ib->filter;
2684 struct netdev_hw_addr *ha;
2685 unsigned long ioaddr = dev->base_addr;
2686 int i;
2687 u32 crc;
2688
2689 /* set all multicast bits */
2690 if (dev->flags & IFF_ALLMULTI) {
2691 ib->filter[0] = cpu_to_le32(~0U);
2692 ib->filter[1] = cpu_to_le32(~0U);
2693 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER, 0xffff);
2694 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER+1, 0xffff);
2695 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER+2, 0xffff);
2696 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER+3, 0xffff);
2697 return;
2698 }
2699 /* clear the multicast filter */
2700 ib->filter[0] = 0;
2701 ib->filter[1] = 0;
2702
2703 /* Add addresses */
2704 netdev_for_each_mc_addr(ha, dev) {
2705 crc = ether_crc_le(6, ha->addr);
2706 crc = crc >> 26;
2707 mcast_table[crc >> 4] |= cpu_to_le16(1 << (crc & 0xf));
2708 }
2709 for (i = 0; i < 4; i++)
2710 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER + i,
2711 le16_to_cpu(mcast_table[i]));
2712 }
2713
2714 /*
2715 * Set or clear the multicast filter for this adaptor.
2716 */
2717 static void pcnet32_set_multicast_list(struct net_device *dev)
2718 {
2719 unsigned long ioaddr = dev->base_addr, flags;
2720 struct pcnet32_private *lp = netdev_priv(dev);
2721 int csr15, suspended;
2722
2723 spin_lock_irqsave(&lp->lock, flags);
2724 suspended = pcnet32_suspend(dev, &flags, 0);
2725 csr15 = lp->a->read_csr(ioaddr, CSR15);
2726 if (dev->flags & IFF_PROMISC) {
2727 /* Log any net taps. */
2728 netif_info(lp, hw, dev, "Promiscuous mode enabled\n");
2729 lp->init_block->mode =
2730 cpu_to_le16(0x8000 | (lp->options & PCNET32_PORT_PORTSEL) <<
2731 7);
2732 lp->a->write_csr(ioaddr, CSR15, csr15 | 0x8000);
2733 } else {
2734 lp->init_block->mode =
2735 cpu_to_le16((lp->options & PCNET32_PORT_PORTSEL) << 7);
2736 lp->a->write_csr(ioaddr, CSR15, csr15 & 0x7fff);
2737 pcnet32_load_multicast(dev);
2738 }
2739
2740 if (suspended) {
2741 pcnet32_clr_suspend(lp, ioaddr);
2742 } else {
2743 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
2744 pcnet32_restart(dev, CSR0_NORMAL);
2745 netif_wake_queue(dev);
2746 }
2747
2748 spin_unlock_irqrestore(&lp->lock, flags);
2749 }
2750
2751 /* This routine assumes that the lp->lock is held */
2752 static int mdio_read(struct net_device *dev, int phy_id, int reg_num)
2753 {
2754 struct pcnet32_private *lp = netdev_priv(dev);
2755 unsigned long ioaddr = dev->base_addr;
2756 u16 val_out;
2757
2758 if (!lp->mii)
2759 return 0;
2760
2761 lp->a->write_bcr(ioaddr, 33, ((phy_id & 0x1f) << 5) | (reg_num & 0x1f));
2762 val_out = lp->a->read_bcr(ioaddr, 34);
2763
2764 return val_out;
2765 }
2766
2767 /* This routine assumes that the lp->lock is held */
2768 static void mdio_write(struct net_device *dev, int phy_id, int reg_num, int val)
2769 {
2770 struct pcnet32_private *lp = netdev_priv(dev);
2771 unsigned long ioaddr = dev->base_addr;
2772
2773 if (!lp->mii)
2774 return;
2775
2776 lp->a->write_bcr(ioaddr, 33, ((phy_id & 0x1f) << 5) | (reg_num & 0x1f));
2777 lp->a->write_bcr(ioaddr, 34, val);
2778 }
2779
2780 static int pcnet32_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2781 {
2782 struct pcnet32_private *lp = netdev_priv(dev);
2783 int rc;
2784 unsigned long flags;
2785
2786 /* SIOC[GS]MIIxxx ioctls */
2787 if (lp->mii) {
2788 spin_lock_irqsave(&lp->lock, flags);
2789 rc = generic_mii_ioctl(&lp->mii_if, if_mii(rq), cmd, NULL);
2790 spin_unlock_irqrestore(&lp->lock, flags);
2791 } else {
2792 rc = -EOPNOTSUPP;
2793 }
2794
2795 return rc;
2796 }
2797
2798 static int pcnet32_check_otherphy(struct net_device *dev)
2799 {
2800 struct pcnet32_private *lp = netdev_priv(dev);
2801 struct mii_if_info mii = lp->mii_if;
2802 u16 bmcr;
2803 int i;
2804
2805 for (i = 0; i < PCNET32_MAX_PHYS; i++) {
2806 if (i == lp->mii_if.phy_id)
2807 continue; /* skip active phy */
2808 if (lp->phymask & (1 << i)) {
2809 mii.phy_id = i;
2810 if (mii_link_ok(&mii)) {
2811 /* found PHY with active link */
2812 netif_info(lp, link, dev, "Using PHY number %d\n",
2813 i);
2814
2815 /* isolate inactive phy */
2816 bmcr =
2817 mdio_read(dev, lp->mii_if.phy_id, MII_BMCR);
2818 mdio_write(dev, lp->mii_if.phy_id, MII_BMCR,
2819 bmcr | BMCR_ISOLATE);
2820
2821 /* de-isolate new phy */
2822 bmcr = mdio_read(dev, i, MII_BMCR);
2823 mdio_write(dev, i, MII_BMCR,
2824 bmcr & ~BMCR_ISOLATE);
2825
2826 /* set new phy address */
2827 lp->mii_if.phy_id = i;
2828 return 1;
2829 }
2830 }
2831 }
2832 return 0;
2833 }
2834
2835 /*
2836 * Show the status of the media. Similar to mii_check_media however it
2837 * correctly shows the link speed for all (tested) pcnet32 variants.
2838 * Devices with no mii just report link state without speed.
2839 *
2840 * Caller is assumed to hold and release the lp->lock.
2841 */
2842
2843 static void pcnet32_check_media(struct net_device *dev, int verbose)
2844 {
2845 struct pcnet32_private *lp = netdev_priv(dev);
2846 int curr_link;
2847 int prev_link = netif_carrier_ok(dev) ? 1 : 0;
2848 u32 bcr9;
2849
2850 if (lp->mii) {
2851 curr_link = mii_link_ok(&lp->mii_if);
2852 } else if (lp->chip_version == PCNET32_79C970A) {
2853 ulong ioaddr = dev->base_addr; /* card base I/O address */
2854 /* only read link if port is set to TP */
2855 if (!lp->autoneg && lp->port_tp)
2856 curr_link = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
2857 else /* link always up for AUI port or port auto select */
2858 curr_link = 1;
2859 } else {
2860 ulong ioaddr = dev->base_addr; /* card base I/O address */
2861 curr_link = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
2862 }
2863 if (!curr_link) {
2864 if (prev_link || verbose) {
2865 netif_carrier_off(dev);
2866 netif_info(lp, link, dev, "link down\n");
2867 }
2868 if (lp->phycount > 1) {
2869 curr_link = pcnet32_check_otherphy(dev);
2870 prev_link = 0;
2871 }
2872 } else if (verbose || !prev_link) {
2873 netif_carrier_on(dev);
2874 if (lp->mii) {
2875 if (netif_msg_link(lp)) {
2876 struct ethtool_cmd ecmd = {
2877 .cmd = ETHTOOL_GSET };
2878 mii_ethtool_gset(&lp->mii_if, &ecmd);
2879 netdev_info(dev, "link up, %uMbps, %s-duplex\n",
2880 ethtool_cmd_speed(&ecmd),
2881 (ecmd.duplex == DUPLEX_FULL)
2882 ? "full" : "half");
2883 }
2884 bcr9 = lp->a->read_bcr(dev->base_addr, 9);
2885 if ((bcr9 & (1 << 0)) != lp->mii_if.full_duplex) {
2886 if (lp->mii_if.full_duplex)
2887 bcr9 |= (1 << 0);
2888 else
2889 bcr9 &= ~(1 << 0);
2890 lp->a->write_bcr(dev->base_addr, 9, bcr9);
2891 }
2892 } else {
2893 netif_info(lp, link, dev, "link up\n");
2894 }
2895 }
2896 }
2897
2898 /*
2899 * Check for loss of link and link establishment.
2900 * Could possibly be changed to use mii_check_media instead.
2901 */
2902
2903 static void pcnet32_watchdog(struct timer_list *t)
2904 {
2905 struct pcnet32_private *lp = from_timer(lp, t, watchdog_timer);
2906 struct net_device *dev = lp->dev;
2907 unsigned long flags;
2908
2909 /* Print the link status if it has changed */
2910 spin_lock_irqsave(&lp->lock, flags);
2911 pcnet32_check_media(dev, 0);
2912 spin_unlock_irqrestore(&lp->lock, flags);
2913
2914 mod_timer(&lp->watchdog_timer, round_jiffies(PCNET32_WATCHDOG_TIMEOUT));
2915 }
2916
2917 static int pcnet32_pm_suspend(struct pci_dev *pdev, pm_message_t state)
2918 {
2919 struct net_device *dev = pci_get_drvdata(pdev);
2920
2921 if (netif_running(dev)) {
2922 netif_device_detach(dev);
2923 pcnet32_close(dev);
2924 }
2925 pci_save_state(pdev);
2926 pci_set_power_state(pdev, pci_choose_state(pdev, state));
2927 return 0;
2928 }
2929
2930 static int pcnet32_pm_resume(struct pci_dev *pdev)
2931 {
2932 struct net_device *dev = pci_get_drvdata(pdev);
2933
2934 pci_set_power_state(pdev, PCI_D0);
2935 pci_restore_state(pdev);
2936
2937 if (netif_running(dev)) {
2938 pcnet32_open(dev);
2939 netif_device_attach(dev);
2940 }
2941 return 0;
2942 }
2943
2944 static void pcnet32_remove_one(struct pci_dev *pdev)
2945 {
2946 struct net_device *dev = pci_get_drvdata(pdev);
2947
2948 if (dev) {
2949 struct pcnet32_private *lp = netdev_priv(dev);
2950
2951 unregister_netdev(dev);
2952 pcnet32_free_ring(dev);
2953 release_region(dev->base_addr, PCNET32_TOTAL_SIZE);
2954 pci_free_consistent(lp->pci_dev, sizeof(*lp->init_block),
2955 lp->init_block, lp->init_dma_addr);
2956 free_netdev(dev);
2957 pci_disable_device(pdev);
2958 }
2959 }
2960
2961 static struct pci_driver pcnet32_driver = {
2962 .name = DRV_NAME,
2963 .probe = pcnet32_probe_pci,
2964 .remove = pcnet32_remove_one,
2965 .id_table = pcnet32_pci_tbl,
2966 .suspend = pcnet32_pm_suspend,
2967 .resume = pcnet32_pm_resume,
2968 };
2969
2970 /* An additional parameter that may be passed in... */
2971 static int debug = -1;
2972 static int tx_start_pt = -1;
2973 static int pcnet32_have_pci;
2974
2975 module_param(debug, int, 0);
2976 MODULE_PARM_DESC(debug, DRV_NAME " debug level");
2977 module_param(max_interrupt_work, int, 0);
2978 MODULE_PARM_DESC(max_interrupt_work,
2979 DRV_NAME " maximum events handled per interrupt");
2980 module_param(rx_copybreak, int, 0);
2981 MODULE_PARM_DESC(rx_copybreak,
2982 DRV_NAME " copy breakpoint for copy-only-tiny-frames");
2983 module_param(tx_start_pt, int, 0);
2984 MODULE_PARM_DESC(tx_start_pt, DRV_NAME " transmit start point (0-3)");
2985 module_param(pcnet32vlb, int, 0);
2986 MODULE_PARM_DESC(pcnet32vlb, DRV_NAME " Vesa local bus (VLB) support (0/1)");
2987 module_param_array(options, int, NULL, 0);
2988 MODULE_PARM_DESC(options, DRV_NAME " initial option setting(s) (0-15)");
2989 module_param_array(full_duplex, int, NULL, 0);
2990 MODULE_PARM_DESC(full_duplex, DRV_NAME " full duplex setting(s) (1)");
2991 /* Module Parameter for HomePNA cards added by Patrick Simmons, 2004 */
2992 module_param_array(homepna, int, NULL, 0);
2993 MODULE_PARM_DESC(homepna,
2994 DRV_NAME
2995 " mode for 79C978 cards (1 for HomePNA, 0 for Ethernet, default Ethernet");
2996
2997 MODULE_AUTHOR("Thomas Bogendoerfer");
2998 MODULE_DESCRIPTION("Driver for PCnet32 and PCnetPCI based ethercards");
2999 MODULE_LICENSE("GPL");
3000
3001 #define PCNET32_MSG_DEFAULT (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK)
3002
3003 static int __init pcnet32_init_module(void)
3004 {
3005 pr_info("%s", version);
3006
3007 pcnet32_debug = netif_msg_init(debug, PCNET32_MSG_DEFAULT);
3008
3009 if ((tx_start_pt >= 0) && (tx_start_pt <= 3))
3010 tx_start = tx_start_pt;
3011
3012 /* find the PCI devices */
3013 if (!pci_register_driver(&pcnet32_driver))
3014 pcnet32_have_pci = 1;
3015
3016 /* should we find any remaining VLbus devices ? */
3017 if (pcnet32vlb)
3018 pcnet32_probe_vlbus(pcnet32_portlist);
3019
3020 if (cards_found && (pcnet32_debug & NETIF_MSG_PROBE))
3021 pr_info("%d cards_found\n", cards_found);
3022
3023 return (pcnet32_have_pci + cards_found) ? 0 : -ENODEV;
3024 }
3025
3026 static void __exit pcnet32_cleanup_module(void)
3027 {
3028 struct net_device *next_dev;
3029
3030 while (pcnet32_dev) {
3031 struct pcnet32_private *lp = netdev_priv(pcnet32_dev);
3032 next_dev = lp->next;
3033 unregister_netdev(pcnet32_dev);
3034 pcnet32_free_ring(pcnet32_dev);
3035 release_region(pcnet32_dev->base_addr, PCNET32_TOTAL_SIZE);
3036 pci_free_consistent(lp->pci_dev, sizeof(*lp->init_block),
3037 lp->init_block, lp->init_dma_addr);
3038 free_netdev(pcnet32_dev);
3039 pcnet32_dev = next_dev;
3040 }
3041
3042 if (pcnet32_have_pci)
3043 pci_unregister_driver(&pcnet32_driver);
3044 }
3045
3046 module_init(pcnet32_init_module);
3047 module_exit(pcnet32_cleanup_module);
3048
3049 /*
3050 * Local variables:
3051 * c-indent-level: 4
3052 * tab-width: 8
3053 * End:
3054 */
CRIS linux kernel tree