drivers/clk/mediatek/clk-mt8186-infra_ao.c

   1 // SPDX-License-Identifier: GPL-2.0-only
   2 //
   3 // Copyright (c) 2022 MediaTek Inc.
   4 // Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
   5
   6 #include <linux/clk-provider.h>
   7 #include <linux/platform_device.h>
   8 #include <dt-bindings/clock/mt8186-clk.h>
   9 #include <dt-bindings/reset/mt8186-resets.h>
  10
  11 #include "clk-gate.h"
  12 #include "clk-mtk.h"
  13
  14 static const struct mtk_gate_regs infra_ao0_cg_regs = {
  15         .set_ofs = 0x80,
  16         .clr_ofs = 0x84,
  17         .sta_ofs = 0x90,
  18 };
  19
  20 static const struct mtk_gate_regs infra_ao1_cg_regs = {
  21         .set_ofs = 0x88,
  22         .clr_ofs = 0x8c,
  23         .sta_ofs = 0x94,
  24 };
  25
  26 static const struct mtk_gate_regs infra_ao2_cg_regs = {
  27         .set_ofs = 0xa4,
  28         .clr_ofs = 0xa8,
  29         .sta_ofs = 0xac,
  30 };
  31
  32 static const struct mtk_gate_regs infra_ao3_cg_regs = {
  33         .set_ofs = 0xc0,
  34         .clr_ofs = 0xc4,
  35         .sta_ofs = 0xc8,
  36 };
  37
  38 #define GATE_INFRA_AO0_FLAGS(_id, _name, _parent, _shift, _flag)        \
  39         GATE_MTK_FLAGS(_id, _name, _parent, &infra_ao0_cg_regs, _shift, \
  40                 &mtk_clk_gate_ops_setclr, _flag)
  41
  42 #define GATE_INFRA_AO0(_id, _name, _parent, _shift)                     \
  43         GATE_INFRA_AO0_FLAGS(_id, _name, _parent, _shift, 0)
  44
  45 #define GATE_INFRA_AO1_FLAGS(_id, _name, _parent, _shift, _flag)        \
  46         GATE_MTK_FLAGS(_id, _name, _parent, &infra_ao1_cg_regs, _shift, \
  47                 &mtk_clk_gate_ops_setclr, _flag)
  48
  49 #define GATE_INFRA_AO1(_id, _name, _parent, _shift)                     \
  50         GATE_INFRA_AO1_FLAGS(_id, _name, _parent, _shift, 0)
  51
  52 #define GATE_INFRA_AO2_FLAGS(_id, _name, _parent, _shift, _flag)        \
  53         GATE_MTK_FLAGS(_id, _name, _parent, &infra_ao2_cg_regs, _shift, \
  54                 &mtk_clk_gate_ops_setclr, _flag)
  55
  56 #define GATE_INFRA_AO2(_id, _name, _parent, _shift)                     \
  57         GATE_INFRA_AO2_FLAGS(_id, _name, _parent, _shift, 0)
  58
  59  #define GATE_INFRA_AO3_FLAGS(_id, _name, _parent, _shift, _flag)        \
  60         GATE_MTK_FLAGS(_id, _name, _parent, &infra_ao3_cg_regs, _shift, \
  61                 &mtk_clk_gate_ops_setclr, _flag)
  62
  63 #define GATE_INFRA_AO3(_id, _name, _parent, _shift)                     \
  64         GATE_INFRA_AO3_FLAGS(_id, _name, _parent, _shift, 0)
  65
  66 static const struct mtk_gate infra_ao_clks[] = {
  67         /* INFRA_AO0 */
  68         GATE_INFRA_AO0(CLK_INFRA_AO_PMIC_TMR, "infra_ao_pmic_tmr", "top_pwrap_ulposc", 0),
  69         GATE_INFRA_AO0(CLK_INFRA_AO_PMIC_AP, "infra_ao_pmic_ap", "top_pwrap_ulposc", 1),
  70         GATE_INFRA_AO0(CLK_INFRA_AO_PMIC_MD, "infra_ao_pmic_md", "top_pwrap_ulposc", 2),
  71         GATE_INFRA_AO0(CLK_INFRA_AO_PMIC_CONN, "infra_ao_pmic_conn", "top_pwrap_ulposc", 3),
  72         /* infra_ao_scp_core are main clock in always-on co-processor. */
  73         GATE_INFRA_AO0_FLAGS(CLK_INFRA_AO_SCP_CORE,
  74                              "infra_ao_scp_core", "top_scp", 4, CLK_IS_CRITICAL),
  75         /* infra_ao_sej is main clock for secure engine with JTAG support */
  76         GATE_INFRA_AO0_FLAGS(CLK_INFRA_AO_SEJ,
  77                              "infra_ao_sej", "top_axi", 5, CLK_IS_CRITICAL),
  78         GATE_INFRA_AO0(CLK_INFRA_AO_APXGPT, "infra_ao_apxgpt", "top_axi", 6),
  79         GATE_INFRA_AO0(CLK_INFRA_AO_ICUSB, "infra_ao_icusb", "top_axi", 8),
  80         GATE_INFRA_AO0(CLK_INFRA_AO_GCE, "infra_ao_gce", "top_axi", 9),
  81         GATE_INFRA_AO0(CLK_INFRA_AO_THERM, "infra_ao_therm", "top_axi", 10),
  82         GATE_INFRA_AO0(CLK_INFRA_AO_I2C_AP, "infra_ao_i2c_ap", "top_i2c", 11),
  83         GATE_INFRA_AO0(CLK_INFRA_AO_I2C_CCU, "infra_ao_i2c_ccu", "top_i2c", 12),
  84         GATE_INFRA_AO0(CLK_INFRA_AO_I2C_SSPM, "infra_ao_i2c_sspm", "top_i2c", 13),
  85         GATE_INFRA_AO0(CLK_INFRA_AO_I2C_RSV, "infra_ao_i2c_rsv", "top_i2c", 14),
  86         GATE_INFRA_AO0(CLK_INFRA_AO_PWM_HCLK, "infra_ao_pwm_hclk", "top_axi", 15),
  87         GATE_INFRA_AO0(CLK_INFRA_AO_PWM1, "infra_ao_pwm1", "top_pwm", 16),
  88         GATE_INFRA_AO0(CLK_INFRA_AO_PWM2, "infra_ao_pwm2", "top_pwm", 17),
  89         GATE_INFRA_AO0(CLK_INFRA_AO_PWM3, "infra_ao_pwm3", "top_pwm", 18),
  90         GATE_INFRA_AO0(CLK_INFRA_AO_PWM4, "infra_ao_pwm4", "top_pwm", 19),
  91         GATE_INFRA_AO0(CLK_INFRA_AO_PWM5, "infra_ao_pwm5", "top_pwm", 20),
  92         GATE_INFRA_AO0(CLK_INFRA_AO_PWM, "infra_ao_pwm", "top_pwm", 21),
  93         GATE_INFRA_AO0(CLK_INFRA_AO_UART0, "infra_ao_uart0", "top_uart", 22),
  94         GATE_INFRA_AO0(CLK_INFRA_AO_UART1, "infra_ao_uart1", "top_uart", 23),
  95         GATE_INFRA_AO0(CLK_INFRA_AO_UART2, "infra_ao_uart2", "top_uart", 24),
  96         GATE_INFRA_AO0(CLK_INFRA_AO_GCE_26M, "infra_ao_gce_26m", "clk26m", 27),
  97         GATE_INFRA_AO0(CLK_INFRA_AO_CQ_DMA_FPC, "infra_ao_dma", "top_axi", 28),
  98         GATE_INFRA_AO0(CLK_INFRA_AO_BTIF, "infra_ao_btif", "top_axi", 31),
  99         /* INFRA_AO1 */
 100         GATE_INFRA_AO1(CLK_INFRA_AO_SPI0, "infra_ao_spi0", "top_spi", 1),
 101         GATE_INFRA_AO1(CLK_INFRA_AO_MSDC0, "infra_ao_msdc0", "top_msdc5hclk", 2),
 102         GATE_INFRA_AO1(CLK_INFRA_AO_MSDCFDE, "infra_ao_msdcfde", "top_aes_msdcfde", 3),
 103         GATE_INFRA_AO1(CLK_INFRA_AO_MSDC1, "infra_ao_msdc1", "top_axi", 4),
 104         /* infra_ao_dvfsrc is for internal DVFS usage, should not be handled by Linux */
 105         GATE_INFRA_AO1_FLAGS(CLK_INFRA_AO_DVFSRC,
 106                              "infra_ao_dvfsrc", "top_dvfsrc", 7, CLK_IS_CRITICAL),
 107         GATE_INFRA_AO1(CLK_INFRA_AO_GCPU, "infra_ao_gcpu", "top_axi", 8),
 108         GATE_INFRA_AO1(CLK_INFRA_AO_TRNG, "infra_ao_trng", "top_axi", 9),
 109         GATE_INFRA_AO1(CLK_INFRA_AO_AUXADC, "infra_ao_auxadc", "clk26m", 10),
 110         GATE_INFRA_AO1(CLK_INFRA_AO_CPUM, "infra_ao_cpum", "top_axi", 11),
 111         GATE_INFRA_AO1(CLK_INFRA_AO_CCIF1_AP, "infra_ao_ccif1_ap", "top_axi", 12),
 112         GATE_INFRA_AO1(CLK_INFRA_AO_CCIF1_MD, "infra_ao_ccif1_md", "top_axi", 13),
 113         GATE_INFRA_AO1(CLK_INFRA_AO_AUXADC_MD, "infra_ao_auxadc_md", "clk26m", 14),
 114         GATE_INFRA_AO1(CLK_INFRA_AO_AP_DMA, "infra_ao_ap_dma", "top_axi", 18),
 115         GATE_INFRA_AO1(CLK_INFRA_AO_XIU, "infra_ao_xiu", "top_axi", 19),
 116         /* infra_ao_device_apc is for device access permission control module */
 117         GATE_INFRA_AO1_FLAGS(CLK_INFRA_AO_DEVICE_APC,
 118                              "infra_ao_dapc", "top_axi", 20, CLK_IS_CRITICAL),
 119         GATE_INFRA_AO1(CLK_INFRA_AO_CCIF_AP, "infra_ao_ccif_ap", "top_axi", 23),
 120         GATE_INFRA_AO1(CLK_INFRA_AO_DEBUGTOP, "infra_ao_debugtop", "top_axi", 24),
 121         GATE_INFRA_AO1(CLK_INFRA_AO_AUDIO, "infra_ao_audio", "top_axi", 25),
 122         GATE_INFRA_AO1(CLK_INFRA_AO_CCIF_MD, "infra_ao_ccif_md", "top_axi", 26),
 123         GATE_INFRA_AO1(CLK_INFRA_AO_DXCC_SEC_CORE, "infra_ao_secore", "top_dxcc", 27),
 124         GATE_INFRA_AO1(CLK_INFRA_AO_DXCC_AO, "infra_ao_dxcc_ao", "top_dxcc", 28),
 125         GATE_INFRA_AO1(CLK_INFRA_AO_IMP_IIC, "infra_ao_imp_iic", "top_axi", 29),
 126         GATE_INFRA_AO1(CLK_INFRA_AO_DRAMC_F26M, "infra_ao_dramc26", "clk26m", 31),
 127         /* INFRA_AO2 */
 128         GATE_INFRA_AO2(CLK_INFRA_AO_RG_PWM_FBCLK6, "infra_ao_pwm_fbclk6", "clk26m", 0),
 129         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_HCLK, "infra_ao_ssusb_hclk", "top_axi", 1),
 130         GATE_INFRA_AO2(CLK_INFRA_AO_DISP_PWM, "infra_ao_disp_pwm", "top_disp_pwm", 2),
 131         GATE_INFRA_AO2(CLK_INFRA_AO_CLDMA_BCLK, "infra_ao_cldmabclk", "top_axi", 3),
 132         GATE_INFRA_AO2(CLK_INFRA_AO_AUDIO_26M_BCLK, "infra_ao_audio26m", "clk26m", 4),
 133         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_P1_HCLK, "infra_ao_ssusb_p1_hclk", "top_axi", 5),
 134         GATE_INFRA_AO2(CLK_INFRA_AO_SPI1, "infra_ao_spi1", "top_spi", 6),
 135         GATE_INFRA_AO2(CLK_INFRA_AO_I2C4, "infra_ao_i2c4", "top_i2c", 7),
 136         GATE_INFRA_AO2(CLK_INFRA_AO_MODEM_TEMP_SHARE, "infra_ao_mdtemp", "clk26m", 8),
 137         GATE_INFRA_AO2(CLK_INFRA_AO_SPI2, "infra_ao_spi2", "top_spi", 9),
 138         GATE_INFRA_AO2(CLK_INFRA_AO_SPI3, "infra_ao_spi3", "top_spi", 10),
 139         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_REF, "infra_ao_ssusb_ref", "clk26m", 11),
 140         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_XHCI, "infra_ao_ssusb_xhci", "top_ssusb_xhci", 12),
 141         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_P1_REF, "infra_ao_ssusb_p1_ref", "clk26m", 13),
 142         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_P1_XHCI,
 143                        "infra_ao_ssusb_p1_xhci", "top_ssusb_xhci_1p", 14),
 144         /* infra_ao_sspm is main clock in co-processor, should not be closed in Linux. */
 145         GATE_INFRA_AO2_FLAGS(CLK_INFRA_AO_SSPM, "infra_ao_sspm", "top_sspm", 15, CLK_IS_CRITICAL),
 146         GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_P1_SYS,
 147                        "infra_ao_ssusb_p1_sys", "top_ssusb_1p", 16),
 148         GATE_INFRA_AO2(CLK_INFRA_AO_I2C5, "infra_ao_i2c5", "top_i2c", 18),
 149         GATE_INFRA_AO2(CLK_INFRA_AO_I2C5_ARBITER, "infra_ao_i2c5a", "top_i2c", 19),
 150         GATE_INFRA_AO2(CLK_INFRA_AO_I2C5_IMM, "infra_ao_i2c5_imm", "top_i2c", 20),
 151         GATE_INFRA_AO2(CLK_INFRA_AO_I2C1_ARBITER, "infra_ao_i2c1a", "top_i2c", 21),
 152         GATE_INFRA_AO2(CLK_INFRA_AO_I2C1_IMM, "infra_ao_i2c1_imm", "top_i2c", 22),
 153         GATE_INFRA_AO2(CLK_INFRA_AO_I2C2_ARBITER, "infra_ao_i2c2a", "top_i2c", 23),
 154         GATE_INFRA_AO2(CLK_INFRA_AO_I2C2_IMM, "infra_ao_i2c2_imm", "top_i2c", 24),
 155         GATE_INFRA_AO2(CLK_INFRA_AO_SPI4, "infra_ao_spi4", "top_spi", 25),
 156         GATE_INFRA_AO2(CLK_INFRA_AO_SPI5, "infra_ao_spi5", "top_spi", 26),
 157         GATE_INFRA_AO2(CLK_INFRA_AO_CQ_DMA, "infra_ao_cq_dma", "top_axi", 27),
 158         GATE_INFRA_AO2(CLK_INFRA_AO_BIST2FPC, "infra_ao_bist2fpc", "f_bist2fpc_ck", 28),
 159         /* INFRA_AO3 */
 160         GATE_INFRA_AO3(CLK_INFRA_AO_MSDC0_SELF, "infra_ao_msdc0sf", "top_msdc50_0", 0),
 161         GATE_INFRA_AO3(CLK_INFRA_AO_SPINOR, "infra_ao_spinor", "top_spinor", 1),
 162         /*
 163          * infra_ao_sspm_26m/infra_ao_sspm_32k are main clocks in co-processor,
 164          * should not be closed in Linux.
 165          */
 166         GATE_INFRA_AO3_FLAGS(CLK_INFRA_AO_SSPM_26M_SELF, "infra_ao_sspm_26m", "clk26m", 3,
 167                              CLK_IS_CRITICAL),
 168         GATE_INFRA_AO3_FLAGS(CLK_INFRA_AO_SSPM_32K_SELF, "infra_ao_sspm_32k", "clk32k", 4,
 169                              CLK_IS_CRITICAL),
 170         GATE_INFRA_AO3(CLK_INFRA_AO_I2C6, "infra_ao_i2c6", "top_i2c", 6),
 171         GATE_INFRA_AO3(CLK_INFRA_AO_AP_MSDC0, "infra_ao_ap_msdc0", "top_axi", 7),
 172         GATE_INFRA_AO3(CLK_INFRA_AO_MD_MSDC0, "infra_ao_md_msdc0", "top_axi", 8),
 173         GATE_INFRA_AO3(CLK_INFRA_AO_MSDC0_SRC, "infra_ao_msdc0_clk", "top_msdc50_0", 9),
 174         GATE_INFRA_AO3(CLK_INFRA_AO_MSDC1_SRC, "infra_ao_msdc1_clk", "top_msdc30_1", 10),
 175         /* infra_ao_sej_f13m is main clock for secure engine with JTAG support */
 176         GATE_INFRA_AO3_FLAGS(CLK_INFRA_AO_SEJ_F13M,
 177                              "infra_ao_sej_f13m", "clk26m", 15, CLK_IS_CRITICAL),
 178         /* infra_ao_aes_top0_bclk is for secure encryption */
 179         GATE_INFRA_AO3_FLAGS(CLK_INFRA_AO_AES_TOP0_BCLK,
 180                              "infra_ao_aes_top0_bclk", "top_axi", 16, CLK_IS_CRITICAL),
 181         GATE_INFRA_AO3(CLK_INFRA_AO_MCU_PM_BCLK, "infra_ao_mcu_pm_bclk", "top_axi", 17),
 182         GATE_INFRA_AO3(CLK_INFRA_AO_CCIF2_AP, "infra_ao_ccif2_ap", "top_axi", 18),
 183         GATE_INFRA_AO3(CLK_INFRA_AO_CCIF2_MD, "infra_ao_ccif2_md", "top_axi", 19),
 184         GATE_INFRA_AO3(CLK_INFRA_AO_CCIF3_AP, "infra_ao_ccif3_ap", "top_axi", 20),
 185         GATE_INFRA_AO3(CLK_INFRA_AO_CCIF3_MD, "infra_ao_ccif3_md", "top_axi", 21),
 186         GATE_INFRA_AO3(CLK_INFRA_AO_FADSP_26M, "infra_ao_fadsp_26m", "clk26m", 22),
 187         GATE_INFRA_AO3(CLK_INFRA_AO_FADSP_32K, "infra_ao_fadsp_32k", "clk32k", 23),
 188         GATE_INFRA_AO3(CLK_INFRA_AO_CCIF4_AP, "infra_ao_ccif4_ap", "top_axi", 24),
 189         GATE_INFRA_AO3(CLK_INFRA_AO_CCIF4_MD, "infra_ao_ccif4_md", "top_axi", 25),
 190         GATE_INFRA_AO3(CLK_INFRA_AO_FADSP, "infra_ao_fadsp", "top_audiodsp", 27),
 191         GATE_INFRA_AO3(CLK_INFRA_AO_FLASHIF_133M, "infra_ao_flashif_133m", "top_axi", 28),
 192         GATE_INFRA_AO3(CLK_INFRA_AO_FLASHIF_66M, "infra_ao_flashif_66m", "top_axi", 29),
 193 };
 194
 195 static u16 infra_ao_rst_ofs[] = {
 196         INFRA_RST0_SET_OFFSET,
 197         INFRA_RST1_SET_OFFSET,
 198         INFRA_RST2_SET_OFFSET,
 199         INFRA_RST3_SET_OFFSET,
 200         INFRA_RST4_SET_OFFSET,
 201 };
 202
 203 static u16 infra_ao_idx_map[] = {
 204         [MT8186_INFRA_THERMAL_CTRL_RST] = 0 * RST_NR_PER_BANK + 0,
 205         [MT8186_INFRA_PTP_CTRL_RST] = 1 * RST_NR_PER_BANK + 0,
 206 };
 207
 208 static struct mtk_clk_rst_desc infra_ao_rst_desc = {
 209         .version = MTK_RST_SET_CLR,
 210         .rst_bank_ofs = infra_ao_rst_ofs,
 211         .rst_bank_nr = ARRAY_SIZE(infra_ao_rst_ofs),
 212         .rst_idx_map = infra_ao_idx_map,
 213         .rst_idx_map_nr = ARRAY_SIZE(infra_ao_idx_map),
 214 };
 215
 216 static const struct mtk_clk_desc infra_ao_desc = {
 217         .clks = infra_ao_clks,
 218         .num_clks = ARRAY_SIZE(infra_ao_clks),
 219         .rst_desc = &infra_ao_rst_desc,
 220 };
 221
 222 static const struct of_device_id of_match_clk_mt8186_infra_ao[] = {
 223         {
 224                 .compatible = "mediatek,mt8186-infracfg_ao",
 225                 .data = &infra_ao_desc,
 226         }, {
 227                 /* sentinel */
 228         }
 229 };
 230 MODULE_DEVICE_TABLE(of, of_match_clk_mt8186_infra_ao);
 231
 232 static struct platform_driver clk_mt8186_infra_ao_drv = {
 233         .probe = mtk_clk_simple_probe,
 234         .remove = mtk_clk_simple_remove,
 235         .driver = {
 236                 .name = "clk-mt8186-infra-ao",
 237                 .of_match_table = of_match_clk_mt8186_infra_ao,
 238         },
 239 };
 240 module_platform_driver(clk_mt8186_infra_ao_drv);
 241
 242 MODULE_DESCRIPTION("MediaTek MT8186 infracfg clocks driver");
 243 MODULE_LICENSE("GPL");