1 update
=Thu
23 Jan
2020 10:28:29 PM MST
17 PageLayoutDescrFile
=fpc
-iii
.kicad_wks
22 SpiceAjustPassiveValues
=0
24 ERC_TestSimilarLabels
=1
27 PageLayoutDescrFile
=fpc
-iii
.kicad_wks
33 RequireCourtyardDefinitions
=0
34 ProhibitOverlappingCourtyards
=1
38 MinMicroViaDiameter
=0.2
39 MinMicroViaDrill
=0.09999999999999999
62 SilkTextSizeThickness
=0.15
68 CopperTextThickness
=0.3
72 CourtyardLineWidth
=0.05
76 OthersTextSizeThickness
=0.15
79 SolderMaskClearance
=0.051
80 SolderMaskMinWidth
=0.25
81 SolderPasteClearance
=0
103 [pcbnew
/Layer
.In5
.Cu
]
107 [pcbnew
/Layer
.In6
.Cu
]
111 [pcbnew
/Layer
.In7
.Cu
]
115 [pcbnew
/Layer
.In8
.Cu
]
119 [pcbnew
/Layer
.In9
.Cu
]
123 [pcbnew
/Layer
.In10
.Cu
]
127 [pcbnew
/Layer
.In11
.Cu
]
131 [pcbnew
/Layer
.In12
.Cu
]
135 [pcbnew
/Layer
.In13
.Cu
]
139 [pcbnew
/Layer
.In14
.Cu
]
143 [pcbnew
/Layer
.In15
.Cu
]
147 [pcbnew
/Layer
.In16
.Cu
]
151 [pcbnew
/Layer
.In17
.Cu
]
155 [pcbnew
/Layer
.In18
.Cu
]
159 [pcbnew
/Layer
.In19
.Cu
]
163 [pcbnew
/Layer
.In20
.Cu
]
167 [pcbnew
/Layer
.In21
.Cu
]
171 [pcbnew
/Layer
.In22
.Cu
]
175 [pcbnew
/Layer
.In23
.Cu
]
179 [pcbnew
/Layer
.In24
.Cu
]
183 [pcbnew
/Layer
.In25
.Cu
]
187 [pcbnew
/Layer
.In26
.Cu
]
191 [pcbnew
/Layer
.In27
.Cu
]
195 [pcbnew
/Layer
.In28
.Cu
]
199 [pcbnew
/Layer
.In29
.Cu
]
203 [pcbnew
/Layer
.In30
.Cu
]
211 [pcbnew
/Layer
.B
.Adhes
]
213 [pcbnew
/Layer
.F
.Adhes
]
215 [pcbnew
/Layer
.B
.Paste
]
217 [pcbnew
/Layer
.F
.Paste
]
219 [pcbnew
/Layer
.B
.SilkS
]
221 [pcbnew
/Layer
.F
.SilkS
]
223 [pcbnew
/Layer
.B
.Mask
]
225 [pcbnew
/Layer
.F
.Mask
]
227 [pcbnew
/Layer
.Dwgs
.User
]
229 [pcbnew
/Layer
.Cmts
.User
]
231 [pcbnew
/Layer
.Eco1
.User
]
233 [pcbnew
/Layer
.Eco2
.User
]
235 [pcbnew
/Layer
.Edge
.Cuts
]
237 [pcbnew
/Layer
.Margin
]
239 [pcbnew
/Layer
.B
.CrtYd
]
241 [pcbnew
/Layer
.F
.CrtYd
]
247 [pcbnew
/Layer
.Rescue
]
250 [pcbnew
/Netclasses
/Default
]
261 [pcbnew
/Netclasses
/1]
272 [pcbnew
/Netclasses
/2]
283 [pcbnew
/Netclasses
/3]
294 [pcbnew
/Netclasses
/4]