| blob | 6255ca6e84babf60567f815e3d272b74e37c27a5 |
3 <html>
4 <head>
10 </head>
11 <body>
13 <p>
14 <em>Translations of this page are also available in the following languages:</em> <a href="geda-glossary.fr.html" class="wikilink1" title="geda-glossary.fr.html">Français</a>, <a href="geda-glossary.ru.html" class="wikilink1" title="geda-glossary.ru.html">Русский</a>.
15 </p>
17 <h1 class="sectionedit1" id="glossary_of_geda_and_eda_terms">Glossary of gEDA (and EDA) terms</h1>
20 <p>
21 The design of electronics involves a host of specific terms. Some words have a meaning that only vaguely resembles the use in everyday life. This glossary aims to be a dictionary of terms specific to the gEDA suite, as well as to the larger world of CAD for electronics. Unfortunately, there is no universal naming scheme for concepts in the area of electronic design. The glossary will give hints on how things are called in other design suites.
22 </p>
24 </div><ul>
25 <li class="level1"><div class="li"> <strong>action</strong>: In pcb, an action is an internal command. Actions can be triggered via the <abbr title="Graphical User Interface">GUI</abbr> or via the command line interface. A sequence of assembled in a file can be executed on start-up of the application.</div>
26 </li>
27 <li class="level1"><div class="li"> <strong>annular ring</strong>: The annular ring, sometimes also called <strong>annulus</strong>, is a diameter of copper that needs to be placed arround metalized holes like pads and vias. The minimum size of the annular ring is specified by the pcb-fab. A common requirements is 16 mil larger than the hole.</div>
28 </li>
29 <li class="level1"><div class="li"> <strong>dead copper</strong>: A part of the copper layer which is not connected to any net defined in the netlist. By definition, this may be any object pcb defines. However, the term commonly refers to unconnected snippets of a polygon which is divided by a track.</div>
30 </li>
31 <li class="level1"><div class="li"> <strong>design flow</strong>: The order or stages through which you take your design as you progress from initial concept, through schematic capture, attribute attachment, netlisting, and layout. The gEDA Suite uses entirely separate programs for different stages of the flow; each tool in the suite reads the output file produced by the previous tool, and writes a file to be read by the next tool in the flow. The gEDA design flow for designing a PCB is illustrated <a href="geda-usage.html#what_does_the_design_flow_in_geda_look_like" class="wikilink1" title="geda-usage.html">here</a>. Note that the design flow for different tasks might look different. For example, if your goal is to simulate your circuit, you will use a different flow than that shown in the link above.</div>
32 </li>
33 <li class="level1"><div class="li"> <strong>flag</strong>: Objects can contain a number of flags. These indicate specific properties of the object. Examples are the <code>square</code> flag for angular pads, or the <code>onsolder</code> flag for objects on the other side of the board.</div>
34 </li>
35 <li class="level1"><div class="li"> <strong>footprint</strong>: The pattern of metal and silkscreen which defines where you place a component on a PCB. Footprints are the placed by the user onto the PC board during the “placement” phase of PCB layout (using e.g. the open-source tool PCB). A footprint is also sometimes called called a “decal” (PADS), or a “land-pattern”.</div>
36 </li>
37 <li class="level1"><div class="li"> <strong>gedasymbols.org</strong>: A website dedicated to present symbols, footprints, scripts, plug-ins and other stuff users contributed to the geda project. Contributions can be accessed by mouse click. The whole site can be downloaded via concurrent versions system (<a href="https://en.wikipedia.org/wiki/Concurrent_Versions_System" class="interwiki iw_wp" title="https://en.wikipedia.org/wiki/Concurrent_Versions_System">CVS</a>). This also the way users maintain their page on the site. See, <a href="http://gedasymbols.org" class="urlextern" title="http://gedasymbols.org" rel="nofollow">http://gedasymbols.org</a>.</div>
38 </li>
39 <li class="level1"><div class="li"> <strong>gerbers</strong>: A set of files sent to a fab representing the geometry of tracks, silk, solder mask and the outline of the board. Because each layer is represented by a separate file, it is customary to bundle them in a zip file. The offical name of the file format is “Gerber RS274X”. See <a href="http://www.artwork.com/gerber/appl2.htm" class="urlextern" title="http://www.artwork.com/gerber/appl2.htm" rel="nofollow">this web page</a> for a cursory description of the format and <a href="http://www.artwork.com/gerber/appl2.htm" class="urlextern" title="http://www.artwork.com/gerber/appl2.htm" rel="nofollow">this PDF</a> for a comprehensive specification.</div>
40 </li>
41 <li class="level1"><div class="li"> <strong>GTK-HID</strong>: The GTK version of the pcb user interface. “HID” is an acronym for “human interface device”. As the name sugests, GTK-HID uses the GTK+ widgetset and tries to comply with GTK usability standards.This is the default <abbr title="Graphical User Interface">GUI</abbr> of pcb. Menu and keyboard configuration is read from gpcb-menu.res. (See Lesstif-HID for an alternative)</div>
42 </li>
43 <li class="level1"><div class="li"> <strong>Lesstif-HID</strong>: The Lesstif version of the pcb user interface. It uses the Lesstif widgetset, which is the open source version of Motif. Menu and keyboard configuration read from <code>pcb-menu.res</code> try to comply with Lesstif usability standards. If you want to give this interface a try, you have to give the option <code>--with-gui=lesstif</code> at compile time.</div>
44 </li>
45 <li class="level1"><div class="li"> <strong>net</strong>: A net is the representation of a wire, or electrical connection in your schematic diagram. It is basically a line connecting two symbol pins. The term “net” is also sometimes used loosely to talk about an electrical connection (via a wire or PCB trace) in a real circuit. Some schematic capture tools call a net a “wire”.</div>
46 </li>
47 <li class="level1"><div class="li"> <strong>netlist</strong>: A netlist is an text file representation of your circuit which emphasizes the connections between the different circuit elements, perhaps independently of the physical packages constituting the actual components in the circuit.</div>
48 </li>
49 <li class="level1"><div class="li"> <strong>pad</strong>: A pad is the patch of copper to which a SMD-component is to be soldered. Although pads are usually square, they can also be rounded.</div>
50 </li>
51 <li class="level1"><div class="li"> <strong>pin</strong>: A pin is a hole in the printed circuit that allows to connect a wired component. In many cases the hole is clad with copper by the pcb-fab. Also called a “thru-hole”.</div>
52 </li>
53 <li class="level1 node"><div class="li"> <strong>pcb</strong>: In the context of gEDA this acronym has two distict meanings:</div>
54 <ol>
55 <li class="level2"><div class="li"> An abbreviation of “printed circuit board”. This is the actual hardware that is used to connect electronic components. It is also sometimes called a “printed wiring board” (PWB), although this usage may be dying out.</div>
56 </li>
57 <li class="level2"><div class="li"> A powerful, open-source tool used to design the layout of a printed circuit board. The output of the gaf tools can be used as an input to pcb.(<a href="http://pcb.geda-project.org" class="urlextern" title="http://pcb.geda-project.org" rel="nofollow">home page of pcb</a>)</div>
58 </li>
59 </ol>
60 </li>
61 <li class="level1"><div class="li"> <strong>rats nest</strong>: The lines drawn on the pcb working area that hint which pads still need to be connected with tracks. Unlike the actual tracks the rats nest are straight lines. If multiple pads are involved in a net, pcb tries to draw rats nests with the shortest possible length.</div>
62 </li>
63 <li class="level1"><div class="li"> <strong>refdes</strong>: Short for <a href="https://en.wikipedia.org/wiki/reference designator" class="interwiki iw_wp" title="https://en.wikipedia.org/wiki/reference designator">reference designator</a>. The unique designator (or name) of a component. The gEDA tools rely on the refdefs to organize the components internally. Therefore, for successful creation of a printed circuit board every component has to be linked with a refdes. Usually, the refdes consists of a few upper case letters and a digit. Examples: R1, R2, U115, CONN3. (Protel: “Designator”)</div>
64 </li>
65 <li class="level1"><div class="li"> <strong>silkscreen</strong>: This is the layer that defines the text and graphics printed on the pcb board. It usually contains the name of the board, outlines of the components and possibly their values or refdes. The origin of the name is the silk traditionally used during the print process.</div>
66 </li>
67 <li class="level1"><div class="li"> <strong>slot</strong>: Some components contain multiple, identical devices inside a single package. The IOs for each component are mapped to different pin sets on the package. A classic example is the TTL 7400 quad nand gate. Gschem (like other schematic capture packages) handles this type of component by allowing you to draw four separate nand gate symbols, and then selecting which <strong>slot</strong> each symbol should have by attaching a slot attribute to the symbol. In the example of the 7400 quad nand, you would select <strong><code>slot=1</code></strong> for the first appearance of the symbol, slot=2 for the second appearance, and so on. Note that in gschem you need to attach power nets to a slotted component only <strong>once</strong>. (Other schematic capture programs like Orcad require you to attach common nets – like power nets – on each instantiation of the slotted symbol.)</div>
68 </li>
69 <li class="level1"><div class="li"> <strong>solder layer</strong>: This is the side of the board where traditional, thru hole components are soldered. (Protel: “Bottom Layer”)</div>
70 </li>
71 <li class="level1"><div class="li"> <strong>symbol</strong>: A symbol is the representation of a particular component in your schematic diagram. The classic examples are squiggley lines for resistors (in US usage anyway), or a triangle for an op-amp. Using a schematic capture program (e.g. gschem) you place symbols on your board, and then wire them up to create a representation of your circuit.</div>
72 </li>
73 <li class="level1"><div class="li"> <strong>component layer</strong>: This is the side of the board where traditional, thru hole components sit, Usually the top side of the board. (Protel: “Top Layer”)</div>
74 </li>
75 <li class="level1"><div class="li"> <strong>thermal</strong>, short for <a href="https://en.wikipedia.org/wiki/thermal relief pad" class="interwiki iw_wp" title="https://en.wikipedia.org/wiki/thermal relief pad">thermal relief pad</a>: A thermal is a way to connect a via with a copper plane through narrow bridges. The aim is to connect electrically, but provide enough thermal resistance to allow for convenient soldering. There is a special mode in pcb to convert the annular ring of vias into thermals. (However, vias never need thermals, since they are never soldered – only thru-holes need vias).</div>
76 </li>
77 <li class="level1"><div class="li"> <strong>via</strong>: A via is a metalized hole that is meant to electrically connect different layers of the pcb. Usually, vias are as small as possible to save valuable real estate on the pcb. A via is made the same way as a thru-hole, but since no pin will be pushed through, it's OK for the metal to completely fill the hole (“filled”) and for the solder mask to completely cover the hole (“tented”).</div>
78 </li>
79 </ul>
81 </div>
83 </html>