2 C 44600 49900 1 0 0 nullor-1.sym
4 T 44600 51300 5 8 0 0 0 0 1
6 T 44500 50900 5 8 0 0 0 0 1
8 T 45200 50800 5 12 1 1 0 0 1
11 C 42700 48100 1 0 0 vsin-1.sym
13 T 43400 48650 5 10 1 1 0 0 1
15 T 43400 48950 5 10 0 0 0 0 1
17 T 43400 49150 5 10 0 0 0 0 1
19 T 43100 48150 5 10 1 1 0 0 1
22 C 42900 47700 1 0 0 gnd-1.sym
23 N 43000 48000 43000 48100 4
24 N 43000 49300 43300 49300 4
25 C 44500 50200 1 0 0 gnd-1.sym
26 N 44600 50500 44600 50600 4
27 N 44400 49300 44400 50000 4
28 N 46100 50600 46100 50500 4
29 C 44200 49400 1 180 0 resistor-2.sym
31 T 43750 49450 5 10 1 1 0 3 1
33 T 44200 48900 5 2 0 0 180 0 1
35 T 44200 48700 5 2 0 0 180 0 1
37 T 43750 49150 5 10 1 1 0 5 1
40 N 44200 49300 44800 49300 4
41 C 41900 50400 1 0 0 spice-directive-1.sym
43 T 42000 50700 5 10 0 1 0 0 1
45 T 42000 50800 5 10 1 1 0 0 1
47 T 42000 50500 5 10 1 1 0 0 1
50 C 41600 48100 1 0 0 vsin-1.sym
52 T 42300 48650 5 10 1 1 0 0 1
54 T 42300 48950 5 10 0 0 0 0 1
56 T 42300 49150 5 10 0 0 0 0 1
58 T 42000 48150 5 10 1 1 0 0 1
61 C 41800 47700 1 0 0 gnd-1.sym
62 N 41900 48000 41900 48100 4
63 C 44200 50100 1 180 0 resistor-2.sym
65 T 43750 50150 5 10 1 1 0 3 1
67 T 44200 49600 5 2 0 0 180 0 1
69 T 44200 49400 5 2 0 0 180 0 1
71 T 43750 49850 5 10 1 1 0 5 1
74 N 43300 50000 41900 50000 4
75 N 41900 50000 41900 49300 4
76 B 41500 47600 4900 3500 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
77 N 44200 50000 44600 50000 4
78 C 46000 50200 1 0 0 gnd-1.sym
79 C 45700 49400 1 180 0 resistor-2.sym
81 T 45250 49450 5 10 1 1 0 3 1
83 T 45700 48900 5 2 0 0 180 0 1
85 T 45700 48700 5 2 0 0 180 0 1
87 T 45250 49150 5 10 1 1 0 5 1
90 N 45700 49300 46100 49300 4
91 N 46100 50000 46100 49300 4