2 C 68100 56000 1 0 0 versionsym_basic.sym
4 T 68400 56900 5 10 1 1 0 0 1
6 T 69500 56500 5 10 1 1 0 0 1
9 C 69700 52400 1 0 0 versionsym_basic.sym
11 T 71000 53100 5 10 1 1 0 0 1
12 blah=equal inside and outside
13 T 70000 53300 5 10 1 1 0 0 1
15 T 71000 53100 5 10 0 0 0 0 1
18 C 68100 54700 1 0 0 versionsym_basic.sym
20 T 69500 55300 5 10 1 1 0 0 1
22 T 68400 55600 5 10 1 1 0 0 1
24 T 69400 55400 5 10 0 0 0 0 1
27 C 71600 54900 1 0 0 versionsym_basic.sym
29 T 72600 55000 5 10 1 1 0 0 1
31 T 71900 55800 5 10 1 1 0 0 1
33 T 72900 55600 5 10 0 0 0 0 1
36 C 71700 56400 1 0 0 7400-1.sym
38 T 72000 57300 5 10 1 1 0 0 1
40 T 71700 56200 5 10 1 1 0 0 1
42 T 71600 56400 5 10 1 1 0 0 1
45 C 68200 52400 1 0 0 7400-1.sym
47 T 68500 53300 5 10 1 1 0 0 1
49 T 68500 52200 5 10 1 1 0 0 1
52 C 75100 52700 1 0 0 versionsym_basic.sym
54 T 75100 52500 5 10 1 1 0 0 1
55 blah=parse outside error
56 T 75400 53600 5 10 1 1 0 0 1
58 T 76400 53400 5 10 0 0 0 0 1
61 C 75100 54200 1 0 0 versionsym_invalid.sym
63 T 75000 54000 5 10 1 1 0 0 1
64 blah=parse inside error
65 T 75400 55100 5 10 1 1 0 0 1
67 T 76400 54900 5 10 0 0 0 0 1
70 B 67800 52100 5400 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
71 B 67700 54300 3400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
72 B 71400 54500 2300 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
73 B 74400 52100 2600 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
74 T 67900 53700 9 10 1 0 0 0 1
76 T 67800 57300 9 10 1 0 0 0 1
78 T 71500 54600 9 10 1 0 0 0 1
80 T 74500 55500 9 10 1 0 0 0 1
82 C 74500 57800 1 0 0 EMBEDDEDversionsym_basic.sym
84 L 74800 58000 74800 58600 3 0 0 0 -1 -1
85 T 74800 57800 9 8 1 0 0 0 1
87 L 74800 58600 75200 58600 3 0 0 0 -1 -1
88 T 75000 58700 5 10 0 0 0 0 1
90 T 75000 58900 5 10 0 0 0 0 1
92 T 75000 59100 5 10 0 0 0 0 1
94 T 75000 59300 5 10 0 0 0 0 1
96 T 75000 59500 5 10 0 0 0 0 1
98 T 75000 59700 5 10 0 0 0 0 1
100 T 75000 59900 5 10 0 0 0 0 1
102 L 74800 58000 75200 58000 3 0 0 0 -1 -1
103 A 75200 58300 300 270 180 3 0 0 0 -1 -1
104 T 75500 57900 8 10 0 1 0 0 1
105 blah=This needs to be outside!
106 V 75550 58300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
107 P 75600 58300 75800 58300 1 0 1
109 T 75600 58350 5 8 1 1 0 0 1
111 T 75600 58250 5 8 0 1 0 2 1
113 T 75450 58300 9 8 0 1 0 6 1
115 T 75450 58300 5 8 0 1 0 8 1
118 P 74800 58100 74500 58100 1 0 1
120 T 74700 58150 5 8 1 1 0 6 1
122 T 74700 58050 5 8 0 1 0 8 1
124 T 74850 58100 9 8 0 1 0 0 1
126 T 74850 58100 5 8 0 1 0 2 1
129 P 74800 58500 74500 58500 1 0 1
131 T 74700 58550 5 8 1 1 0 6 1
133 T 74700 58450 5 8 0 1 0 8 1
135 T 74850 58500 9 8 0 1 0 0 1
137 T 74850 58500 5 8 0 1 0 2 1
140 T 74800 58700 8 10 0 1 0 0 1
142 T 75000 60050 5 10 0 0 0 0 1
144 T 75000 60250 5 10 0 0 0 0 1
145 description=4 NAND gates with 2 inputs
146 T 75000 60650 5 10 0 0 0 0 1
148 T 75000 60850 5 10 0 0 0 0 1
150 T 75000 60450 5 10 0 0 0 0 1
151 documentation=http://www-s.ti.com/sc/ds/sn74hc00.pdf
152 T 75800 58500 5 10 0 0 0 0 1
154 T 74900 58100 9 10 1 0 0 0 1
158 T 74800 58700 5 10 1 1 0 0 1
160 T 75900 58300 5 10 1 1 0 0 1
163 C 74500 56500 1 0 0 EMBEDDEDversionsym_basic.sym
165 L 74800 56700 74800 57300 3 0 0 0 -1 -1
166 T 74800 56500 9 8 1 0 0 0 1
168 L 74800 57300 75200 57300 3 0 0 0 -1 -1
169 T 75000 57400 5 10 0 0 0 0 1
171 T 75000 57600 5 10 0 0 0 0 1
173 T 75000 57800 5 10 0 0 0 0 1
175 T 75000 58000 5 10 0 0 0 0 1
177 T 75000 58200 5 10 0 0 0 0 1
179 T 75000 58400 5 10 0 0 0 0 1
181 T 75000 58600 5 10 0 0 0 0 1
183 L 74800 56700 75200 56700 3 0 0 0 -1 -1
184 A 75200 57000 300 270 180 3 0 0 0 -1 -1
185 T 75500 56600 8 10 0 1 0 0 1
186 blah=This needs to be outside!
187 V 75550 57000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
188 P 75600 57000 75800 57000 1 0 1
190 T 75600 57050 5 8 1 1 0 0 1
192 T 75600 56950 5 8 0 1 0 2 1
194 T 75450 57000 9 8 0 1 0 6 1
196 T 75450 57000 5 8 0 1 0 8 1
199 P 74800 56800 74500 56800 1 0 1
201 T 74700 56850 5 8 1 1 0 6 1
203 T 74700 56750 5 8 0 1 0 8 1
205 T 74850 56800 9 8 0 1 0 0 1
207 T 74850 56800 5 8 0 1 0 2 1
210 P 74800 57200 74500 57200 1 0 1
212 T 74700 57250 5 8 1 1 0 6 1
214 T 74700 57150 5 8 0 1 0 8 1
216 T 74850 57200 9 8 0 1 0 0 1
218 T 74850 57200 5 8 0 1 0 2 1
221 T 74800 57400 8 10 0 1 0 0 1
223 T 75000 58750 5 10 0 0 0 0 1
225 T 75000 58950 5 10 0 0 0 0 1
226 description=4 NAND gates with 2 inputs
227 T 75000 59350 5 10 0 0 0 0 1
229 T 75000 59550 5 10 0 0 0 0 1
231 T 75000 59150 5 10 0 0 0 0 1
232 documentation=http://www-s.ti.com/sc/ds/sn74hc00.pdf
233 T 75800 57200 5 10 0 0 0 0 1
235 T 74900 56800 9 10 1 0 0 0 1
239 T 75900 57100 5 10 1 1 0 0 1
241 T 74800 57400 5 10 1 1 0 0 1
243 T 75800 57200 5 10 0 0 0 0 1
246 B 74100 56100 3400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
247 T 74200 59100 9 10 1 0 0 0 1
248 newer library (embedded; ignored)