verilog: add sv_maps iterators
[ghdl-vlg.git] / doc / shieldswho.json
blobdc77e0ad03011bbd9149217011a3d109b914aaef
2     "gh-poc": {
3     "src":    "badge/-VLSI--EDA/PoC-323131.svg?logo=github",
4     "target": "gh:VLSI-EDA/PoC",
5     "alt":    "Source Code on GitHub" },
6     "rtd-poc": {
7     "src":    "badge/-poc--library-2980b9.svg?logo=read-the-docs",
8     "target": "http://poc-library.readthedocs.io/en/latest/?badge=latest",
9     "alt":    "Documentation on ReadTheDocs" },
10     "gh-vunit": {
11     "src":    "badge/-VUnit/vunit-323131.svg?logo=github",
12     "target": "gh:VUnit/vunit",
13     "alt":    "Source Code on GitHub" },
14     "doc-vunit": {
15     "src":    "badge/doc-vunit.github.io-blue.svg?",
16     "target": "https://vunit.github.io/documentation",
17     "alt":    "Documentation on vunit.github.io" },
18     "gl-p1076": {
19     "src":    "badge/-IEEE--P1076-323131.svg?logo=gitlab",
20     "target": "https://gitlab.com/IEEE-P1076",
21     "alt":    "Source Code on GitLab" },
22     "tw-p1076": {
23     "src":    "badge/-eda--twiki.org-critical.svg?logo=data%3Aimage%2Fpng%3Bbase64%2CiVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAABmJLR0QA%2FwD%2FAP%2BgvaeTAAAACXBIWXMAAAsTAAALEwEAmpwYAAAAB3RJTUUH4QIWAhImtwMY5AAAAB1pVFh0Q29tbWVudAAAAAAAQ3JlYXRlZCB3aXRoIEdJTVBkLmUHAAACwUlEQVRYw%2B1XTWgTQRT%2BZpOokURDg6GiaAwoCEX8QQpevFTQHgTBY8FrERSstKLePVSleLSH3qUFRSx48CR4CIJU8BC0WKqVULQiJsZmZ94%2BD83GJPOTDR68dGHZXYb3vu99882bWWDz%2Bs%2BXCF%2F408Au%2BD9GoaqXoIICFAQUAAWAGk%2FXTQCkAFSwhiAxD94%2BJS6vLEQiwOULp1B5Og9JGS2xbCEgDcDheOcYxQhb%2BibF2NdbTgL8%2BWQOv98sQlJaSyQ7qpeW6k0kQkWyR86Jq2%2Bf2wh4qK%2BMdgWXBnBpeaoWMpKB1dIztwKl9BL8Sl4DF6lXkMGyltT%2BruCrs%2FD9nJYre%2FCMuP3hhYlAHH5tvz5%2FAJL5B%2BL0u9leHM13My8h%2FZyWq1ot2KdAsdACFAAVxHpeUzZ%2F1Nc9BwHD3IXf%2F0og9A4Ja0jcCC4B8PfjPJuqNsfFtkUx8q3UlJvZw730eRBUI2YdvuzTTBrmdRIggwfqq%2BNQGG%2BuBtAkgBstsTHUfz1ur5j1FSEBJBBBAW2Nc8d0cKBFh4BdO6SLADk6XOs392A61YsCUcBVD6YzKeAwtOfs%2FW1O7kJAWjYtW6zmAVcFBCBwEJBdPKCimpAcVQkLARlxu3YSkBZg6pLAthWbVHWakAwHj04fmJopORSI2FXNCpBBjaBHBWQEBTf6gAdQ4PaATQFlUa6TmE9sJ4DkEmTlgBOcABD385XUMZAQUGBcP5To2v3CnIE3DOAhXxwUYq7I7QeS6d038bN8xwm%2B0QsYBO4Y89o2Hd%2BigAQwMDgl5opjeiOKZ6fBW9esFfxtRAISXgPUawO3kW7N97p4jQ%2FvfMQjw%2Fv0U%2FHM0X6U339BreZZk5gAQol9B7huygB7CvfFwseJ9v%2BCmaEMlosTUBhCfMcJqJY2TQ7DKccyNHVUBcAPgESSsDf%2FZPPXbPP6A13nhms8bYukAAAAAElFTkSuQmCC",
24     "target": "http://www.eda-twiki.org/cgi-bin/view.cgi/P1076/WebHome",
25     "alt":    "Documentation on eda-twiki.org" },
26     "gh-tce": {
27     "src":    "badge/-TCE-323131.svg?logo=github",
28     "target": "gh:cpc/tce",
29     "alt":    "Source Code on GitHub" },
30     "doc-tce": {
31     "src":    "badge/doc-openasip.org-blue.svg?",
32     "target": "http://openasip.org/documentation.html",
33     "alt":    "Documentation on openasip.org" }