verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / sanity / 002hello2008 / hello.vhdl

entity hello is
end hello;

architecture behav of hello is
begin
  assert false report "Hello VHDL world" severity note;
end behav;