verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / assign01 / assign01.v

module assign01(output [0:3] a, output [0:3] b, input [0:7] v);
  assign {a, b} = v;
endmodule