verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / assign01 / assign05.v

module assign05(input [0:3] a, output [0:3] b);
   wire [0:3] res = ~a;
   assign b = res;
endmodule