verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / concat02 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

verilog_synth_tb concat01
verilog_synth_tb concat02

echo "Test successful"