verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue1095 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

GHDL_STD_FLAGS=--std=08
synth top.vhdl -e conf > syn_conf.vhdl

echo "Test successful"