verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue1198 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

GHDL_STD_FLAGS=-fsynopsys
synth_analyze for_loop
clean

echo "Test successful"