verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue1408 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

synth --expect-failure --std=08 fixed_point_example.vhdl -e

echo "Test successful"