verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue1860 / test.vhdl

ENTITY test IS
END ENTITY;

ARCHITECTURE rtl OF test IS
BEGIN
END ARCHITECTURE;