verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue940 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

synth_analyze ent
clean

echo "Test successful"