verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue954 / ent1.vhdl

entity ent is
    port (
        i : in bit;
        o : out bit
    );
end ent;

architecture a of ent is
begin
  o <= i;
end;