verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / mixed1 / param1b.v

module param1b (input [3:0] x,
                output [3:0] r);
   parameter v = 0;
   assign r = x + v;
endmodule