verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / output01 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

for t in output01 output06 output07; do
    synth_tb $t
done

echo "Test successful"