verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / stmt01 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

synth_tb forloop2

echo "Test successful"