verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / synth27 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

export GHDL_STD_FLAGS=--std=08
synth dff.vhdl -e dff > syn_dff.vhdl

echo "Test successful"