verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / synth40 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

GHDL_STD_FLAGS=--std=08

synth_tb testcase

echo "Test successful"