Make UEFI boot-platform build again
[haiku.git] / headers / private / graphics / radeon / theatre_regs.h
blob23d60b32c6d1dee93d3c6b75138867521bf9a734
1 /*
2 Copyright (c) 2002, Thomas Kurschel
5 Part of Radeon driver
7 Rage Theatre registers (to be accessed via VIP)
8 */
10 #ifndef _THEATRE_REGS_H
11 #define _THEATRE_REGS_H
13 #define THEATRE_ID 0x4D541002
15 #define THEATRE_VIP_MASTER_CNTL 0x0040
16 #define THEATRE_VIP_RGB_CNTL 0x0048
17 #define THEATRE_VIP_CLKOUT_CNTL 0x004c
18 #define THEATRE_VIP_SYNC_CNTL 0x0050
19 #define THEATRE_VIP_I2C_CNTL 0x0054
20 #define THEATRE_VIP_HTOTAL 0x0080
21 #define THEATRE_VIP_HDISP 0x0084
22 #define THEATRE_VIP_HSIZE 0x0088
23 #define THEATRE_VIP_HSTART 0x008c
24 #define THEATRE_VIP_HCOUNT 0x0090
25 #define THEATRE_VIP_VTOTAL 0x0094
26 #define THEATRE_VIP_VDISP 0x0098
27 #define THEATRE_VIP_VCOUNT 0x009c
28 #define THEATRE_VIP_FTOTAL 0x00a0
29 #define THEATRE_VIP_FCOUNT 0x00a4
30 #define THEATRE_VIP_FRESTART 0x00a8
31 #define THEATRE_VIP_HRESTART 0x00ac
32 #define THEATRE_VIP_VRESTART 0x00b0
33 #define THEATRE_VIP_SYNC_SIZE 0x00b4
34 #define THEATRE_VIP_TV_PLL_CNTL 0x00c0
35 #define THEATRE_VIP_CRT_PLL_FINE_CNTL 0x00bc
36 #define THEATRE_VIP_TV_PLL_FINE_CNTL 0x00b8
37 #define THEATRE_VIP_CRT_PLL_CNTL 0x00c4
38 #define THEATRE_VIP_PLL_CNTL0 0x00c8
39 #define THEATRE_VIP_PLL_TEST_CNTL 0x00cc
40 #define THEATRE_VIP_CLOCK_SEL_CNTL 0x00d0
41 #define THEATRE_VIP_FRAME_LOCK_CNTL 0x0100
42 #define THEATRE_VIP_SYNC_LOCK_CNTL 0x0104
43 #define THEATRE_VIP_TVO_SYNC_PAT_ACCUM 0x0108
44 #define THEATRE_VIP_TVO_SYNC_THRESHOLD 0x010c
45 #define THEATRE_VIP_TVO_SYNC_PAT_EXPECT 0x0110
46 #define THEATRE_VIP_DELAY_ONE_MAP_A 0x0114
47 #define THEATRE_VIP_DELAY_ONE_MAP_B 0x0118
48 #define THEATRE_VIP_DELAY_ZERO_MAP_A 0x011c
49 #define THEATRE_VIP_DELAY_ZERO_MAP_B 0x0120
50 #define THEATRE_VIP_TVO_DATA_DELAY_A 0x0140
51 #define THEATRE_VIP_TVO_DATA_DELAY_B 0x0144
52 #define THEATRE_VIP_HOST_READ_DATA 0x0180
53 #define THEATRE_VIP_HOST_WRITE_DATA 0x0184
54 #define THEATRE_VIP_HOST_RD_WT_CNTL 0x0188
55 #define THEATRE_VIP_VSCALER_CNTL 0x01c0
56 #define THEATRE_VIP_TIMING_CNTL 0x01c4
57 #define THEATRE_VIP_VSCALER_CNTL2 0x01c8
58 #define THEATRE_VIP_Y_FALL_CNTL 0x01cc
59 #define THEATRE_VIP_Y_RISE_CNTL 0x01d0
60 #define THEATRE_VIP_Y_SAW_TOOTH_CNTL 0x01d4
61 #define THEATRE_VIP_UPSAMP_AND_GAIN_CNTL 0x01e0
62 #define THEATRE_VIP_GAIN_LIMIT_SETTINGS 0x01e4
63 #define THEATRE_VIP_LINEAR_GAIN_SETTINGS 0x01e8
64 #define THEATRE_VIP_MODULATOR_CNTL1 0x0200
65 #define THEATRE_VIP_MODULATOR_CNTL2 0x0204
66 #define THEATRE_VIP_PRE_DAC_MUX_CNTL 0x0240
67 #define THEATRE_VIP_TV_DAC_CNTL 0x0280
68 #define THEATRE_VIP_CRC_CNTL 0x02c0
69 #define THEATRE_VIP_VIDEO_PORT_SIG 0x02c4
70 #define THEATRE_VIP_VBI_20BIT_CNTL 0x02d0
71 #define THEATRE_VIP_VBI_LEVEL_CNTL 0x02d8
72 #define THEATRE_VIP_UV_ADR 0x0300
73 #define THEATRE_VIP_UPSAMP_COEFF0_0 0x0340
74 #define THEATRE_VIP_UPSAMP_COEFF0_1 0x0344
75 #define THEATRE_VIP_UPSAMP_COEFF0_2 0x0348
76 #define THEATRE_VIP_UPSAMP_COEFF1_0 0x034c
77 #define THEATRE_VIP_UPSAMP_COEFF1_1 0x0350
78 #define THEATRE_VIP_UPSAMP_COEFF1_2 0x0354
79 #define THEATRE_VIP_UPSAMP_COEFF2_0 0x0358
80 #define THEATRE_VIP_UPSAMP_COEFF2_1 0x035c
81 #define THEATRE_VIP_UPSAMP_COEFF2_2 0x0360
82 #define THEATRE_VIP_UPSAMP_COEFF3_0 0x0364
83 #define THEATRE_VIP_UPSAMP_COEFF3_1 0x0368
84 #define THEATRE_VIP_UPSAMP_COEFF3_2 0x036c
85 #define THEATRE_VIP_UPSAMP_COEFF4_0 0x0370
86 #define THEATRE_VIP_UPSAMP_COEFF4_1 0x0374
87 #define THEATRE_VIP_UPSAMP_COEFF4_2 0x0378
88 #define THEATRE_VIP_HSCALER_CONTROL 0x0600
89 #define THEATRE_VIP_VSCALER_CONTROL 0x0604
92 #endif