?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
usb: added usb-host functionality for MSM devices amd Leo config file
[htc-linux.git] / drivers / net / smc91x.h
blob46803a23d9f5dbfd29d85bf9eb4bc0e2ddfbb069
1 /*------------------------------------------------------------------------
2 . smc91x.h - macros for SMSC's 91C9x/91C1xx single-chip Ethernet device.
3 .
4 . Copyright (C) 1996 by Erik Stahlman
5 . Copyright (C) 2001 Standard Microsystems Corporation
6 . Developed by Simple Network Magic Corporation
7 . Copyright (C) 2003 Monta Vista Software, Inc.
8 . Unified SMC91x driver by Nicolas Pitre
9 .
10 . This program is free software; you can redistribute it and/or modify
11 . it under the terms of the GNU General Public License as published by
12 . the Free Software Foundation; either version 2 of the License, or
13 . (at your option) any later version.
14 .
15 . This program is distributed in the hope that it will be useful,
16 . but WITHOUT ANY WARRANTY; without even the implied warranty of
17 . MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 . GNU General Public License for more details.
19 .
20 . You should have received a copy of the GNU General Public License
21 . along with this program; if not, write to the Free Software
22 . Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
23 .
24 . Information contained in this file was obtained from the LAN91C111
25 . manual from SMC. To get a copy, if you really want one, you can find
26 . information under www.smsc.com.
27 .
28 . Authors
29 . Erik Stahlman <erik@vt.edu>
30 . Daris A Nevil <dnevil@snmc.com>
31 . Nicolas Pitre <nico@fluxnic.net>
32 .
33 ---------------------------------------------------------------------------*/
34 #ifndef _SMC91X_H_
35 #define _SMC91X_H_
36
37 #include <linux/smc91x.h>
38
39 /*
40 * Define your architecture specific bus configuration parameters here.
41 */
42
43 #if defined(CONFIG_ARCH_LUBBOCK) ||\
44 defined(CONFIG_MACH_MAINSTONE) ||\
45 defined(CONFIG_MACH_ZYLONITE) ||\
46 defined(CONFIG_MACH_LITTLETON) ||\
47 defined(CONFIG_MACH_ZYLONITE2) ||\
48 defined(CONFIG_ARCH_VIPER) ||\
49 defined(CONFIG_MACH_STARGATE2)
50
51 #include <asm/mach-types.h>
52
53 /* Now the bus width is specified in the platform data
54 * pretend here to support all I/O access types
55 */
56 #define SMC_CAN_USE_8BIT 1
57 #define SMC_CAN_USE_16BIT 1
58 #define SMC_CAN_USE_32BIT 1
59 #define SMC_NOWAIT 1
60
61 #define SMC_IO_SHIFT (lp->io_shift)
62
63 #define SMC_inb(a, r) readb((a) + (r))
64 #define SMC_inw(a, r) readw((a) + (r))
65 #define SMC_inl(a, r) readl((a) + (r))
66 #define SMC_outb(v, a, r) writeb(v, (a) + (r))
67 #define SMC_outl(v, a, r) writel(v, (a) + (r))
68 #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l)
69 #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l)
70 #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l)
71 #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l)
72 #define SMC_IRQ_FLAGS (-1) /* from resource */
73
74 /* We actually can't write halfwords properly if not word aligned */
75 static inline void SMC_outw(u16 val, void __iomem *ioaddr, int reg)
76 {
77 if ((machine_is_mainstone() || machine_is_stargate2()) && reg & 2) {
78 unsigned int v = val << 16;
79 v |= readl(ioaddr + (reg & ~2)) & 0xffff;
80 writel(v, ioaddr + (reg & ~2));
81 } else {
82 writew(val, ioaddr + reg);
83 }
84 }
85
86 #elif defined(CONFIG_REDWOOD_5) || defined(CONFIG_REDWOOD_6)
87
88 /* We can only do 16-bit reads and writes in the static memory space. */
89 #define SMC_CAN_USE_8BIT 0
90 #define SMC_CAN_USE_16BIT 1
91 #define SMC_CAN_USE_32BIT 0
92 #define SMC_NOWAIT 1
93
94 #define SMC_IO_SHIFT 0
95
96 #define SMC_inw(a, r) in_be16((volatile u16 *)((a) + (r)))
97 #define SMC_outw(v, a, r) out_be16((volatile u16 *)((a) + (r)), v)
98 #define SMC_insw(a, r, p, l) \
99 do { \
100 unsigned long __port = (a) + (r); \
101 u16 *__p = (u16 *)(p); \
102 int __l = (l); \
103 insw(__port, __p, __l); \
104 while (__l > 0) { \
105 *__p = swab16(*__p); \
106 __p++; \
107 __l--; \
108 } \
109 } while (0)
110 #define SMC_outsw(a, r, p, l) \
111 do { \
112 unsigned long __port = (a) + (r); \
113 u16 *__p = (u16 *)(p); \
114 int __l = (l); \
115 while (__l > 0) { \
116 /* Believe it or not, the swab isn't needed. */ \
117 outw( /* swab16 */ (*__p++), __port); \
118 __l--; \
119 } \
120 } while (0)
121 #define SMC_IRQ_FLAGS (0)
122
123 #elif defined(CONFIG_SA1100_PLEB)
124 /* We can only do 16-bit reads and writes in the static memory space. */
125 #define SMC_CAN_USE_8BIT 1
126 #define SMC_CAN_USE_16BIT 1
127 #define SMC_CAN_USE_32BIT 0
128 #define SMC_IO_SHIFT 0
129 #define SMC_NOWAIT 1
130
131 #define SMC_inb(a, r) readb((a) + (r))
132 #define SMC_insb(a, r, p, l) readsb((a) + (r), p, (l))
133 #define SMC_inw(a, r) readw((a) + (r))
134 #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l)
135 #define SMC_outb(v, a, r) writeb(v, (a) + (r))
136 #define SMC_outsb(a, r, p, l) writesb((a) + (r), p, (l))
137 #define SMC_outw(v, a, r) writew(v, (a) + (r))
138 #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l)
139
140 #define SMC_IRQ_FLAGS (-1)
141
142 #elif defined(CONFIG_SA1100_ASSABET)
143
144 #include <mach/neponset.h>
145
146 /* We can only do 8-bit reads and writes in the static memory space. */
147 #define SMC_CAN_USE_8BIT 1
148 #define SMC_CAN_USE_16BIT 0
149 #define SMC_CAN_USE_32BIT 0
150 #define SMC_NOWAIT 1
151
152 /* The first two address lines aren't connected... */
153 #define SMC_IO_SHIFT 2
154
155 #define SMC_inb(a, r) readb((a) + (r))
156 #define SMC_outb(v, a, r) writeb(v, (a) + (r))
157 #define SMC_insb(a, r, p, l) readsb((a) + (r), p, (l))
158 #define SMC_outsb(a, r, p, l) writesb((a) + (r), p, (l))
159 #define SMC_IRQ_FLAGS (-1) /* from resource */
160
161 #elif defined(CONFIG_MACH_LOGICPD_PXA270) \
162 || defined(CONFIG_MACH_NOMADIK_8815NHK)
163
164 #define SMC_CAN_USE_8BIT 0
165 #define SMC_CAN_USE_16BIT 1
166 #define SMC_CAN_USE_32BIT 0
167 #define SMC_IO_SHIFT 0
168 #define SMC_NOWAIT 1
169
170 #define SMC_inw(a, r) readw((a) + (r))
171 #define SMC_outw(v, a, r) writew(v, (a) + (r))
172 #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l)
173 #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l)
174
175 #elif defined(CONFIG_ARCH_INNOKOM) || \
176 defined(CONFIG_ARCH_PXA_IDP) || \
177 defined(CONFIG_ARCH_RAMSES) || \
178 defined(CONFIG_ARCH_PCM027)
179
180 #define SMC_CAN_USE_8BIT 1
181 #define SMC_CAN_USE_16BIT 1
182 #define SMC_CAN_USE_32BIT 1
183 #define SMC_IO_SHIFT 0
184 #define SMC_NOWAIT 1
185 #define SMC_USE_PXA_DMA 1
186
187 #define SMC_inb(a, r) readb((a) + (r))
188 #define SMC_inw(a, r) readw((a) + (r))
189 #define SMC_inl(a, r) readl((a) + (r))
190 #define SMC_outb(v, a, r) writeb(v, (a) + (r))
191 #define SMC_outl(v, a, r) writel(v, (a) + (r))
192 #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l)
193 #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l)
194 #define SMC_IRQ_FLAGS (-1) /* from resource */
195
196 /* We actually can't write halfwords properly if not word aligned */
197 static inline void
198 SMC_outw(u16 val, void __iomem *ioaddr, int reg)
199 {
200 if (reg & 2) {
201 unsigned int v = val << 16;
202 v |= readl(ioaddr + (reg & ~2)) & 0xffff;
203 writel(v, ioaddr + (reg & ~2));
204 } else {
205 writew(val, ioaddr + reg);
206 }
207 }
208
209 #elif defined(CONFIG_ARCH_OMAP)
210
211 /* We can only do 16-bit reads and writes in the static memory space. */
212 #define SMC_CAN_USE_8BIT 0
213 #define SMC_CAN_USE_16BIT 1
214 #define SMC_CAN_USE_32BIT 0
215 #define SMC_IO_SHIFT 0
216 #define SMC_NOWAIT 1
217
218 #define SMC_inw(a, r) readw((a) + (r))
219 #define SMC_outw(v, a, r) writew(v, (a) + (r))
220 #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l)
221 #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l)
222 #define SMC_IRQ_FLAGS (-1) /* from resource */
223
224 #elif defined(CONFIG_SH_SH4202_MICRODEV)
225
226 #define SMC_CAN_USE_8BIT 0
227 #define SMC_CAN_USE_16BIT 1
228 #define SMC_CAN_USE_32BIT 0
229
230 #define SMC_inb(a, r) inb((a) + (r) - 0xa0000000)
231 #define SMC_inw(a, r) inw((a) + (r) - 0xa0000000)
232 #define SMC_inl(a, r) inl((a) + (r) - 0xa0000000)
233 #define SMC_outb(v, a, r) outb(v, (a) + (r) - 0xa0000000)
234 #define SMC_outw(v, a, r) outw(v, (a) + (r) - 0xa0000000)
235 #define SMC_outl(v, a, r) outl(v, (a) + (r) - 0xa0000000)
236 #define SMC_insl(a, r, p, l) insl((a) + (r) - 0xa0000000, p, l)
237 #define SMC_outsl(a, r, p, l) outsl((a) + (r) - 0xa0000000, p, l)
238 #define SMC_insw(a, r, p, l) insw((a) + (r) - 0xa0000000, p, l)
239 #define SMC_outsw(a, r, p, l) outsw((a) + (r) - 0xa0000000, p, l)
240
241 #define SMC_IRQ_FLAGS (0)
242
243 #elif defined(CONFIG_M32R)
244
245 #define SMC_CAN_USE_8BIT 0
246 #define SMC_CAN_USE_16BIT 1
247 #define SMC_CAN_USE_32BIT 0
248
249 #define SMC_inb(a, r) inb(((u32)a) + (r))
250 #define SMC_inw(a, r) inw(((u32)a) + (r))
251 #define SMC_outb(v, a, r) outb(v, ((u32)a) + (r))
252 #define SMC_outw(v, a, r) outw(v, ((u32)a) + (r))
253 #define SMC_insw(a, r, p, l) insw(((u32)a) + (r), p, l)
254 #define SMC_outsw(a, r, p, l) outsw(((u32)a) + (r), p, l)
255
256 #define SMC_IRQ_FLAGS (0)
257
258 #define RPC_LSA_DEFAULT RPC_LED_TX_RX
259 #define RPC_LSB_DEFAULT RPC_LED_100_10
260
261 #elif defined(CONFIG_MACH_LPD79520) \
262 || defined(CONFIG_MACH_LPD7A400) \
263 || defined(CONFIG_MACH_LPD7A404)
264
265 /* The LPD7X_IOBARRIER is necessary to overcome a mismatch between the
266 * way that the CPU handles chip selects and the way that the SMC chip
267 * expects the chip select to operate. Refer to
268 * Documentation/arm/Sharp-LH/IOBarrier for details. The read from
269 * IOBARRIER is a byte, in order that we read the least-common
270 * denominator. It would be wasteful to read 32 bits from an 8-bit
271 * accessible region.
272 *
273 * There is no explicit protection against interrupts intervening
274 * between the writew and the IOBARRIER. In SMC ISR there is a
275 * preamble that performs an IOBARRIER in the extremely unlikely event
276 * that the driver interrupts itself between a writew to the chip an
277 * the IOBARRIER that follows *and* the cache is large enough that the
278 * first off-chip access while handing the interrupt is to the SMC
279 * chip. Other devices in the same address space as the SMC chip must
280 * be aware of the potential for trouble and perform a similar
281 * IOBARRIER on entry to their ISR.
282 */
283
284 #include <mach/constants.h> /* IOBARRIER_VIRT */
285
286 #define SMC_CAN_USE_8BIT 0
287 #define SMC_CAN_USE_16BIT 1
288 #define SMC_CAN_USE_32BIT 0
289 #define SMC_NOWAIT 0
290 #define LPD7X_IOBARRIER readb (IOBARRIER_VIRT)
291
292 #define SMC_inw(a,r)\
293 ({ unsigned short v = readw ((void*) ((a) + (r))); LPD7X_IOBARRIER; v; })
294 #define SMC_outw(v,a,r) ({ writew ((v), (a) + (r)); LPD7X_IOBARRIER; })
295
296 #define SMC_insw LPD7_SMC_insw
297 static inline void LPD7_SMC_insw (unsigned char* a, int r,
298 unsigned char* p, int l)
299 {
300 unsigned short* ps = (unsigned short*) p;
301 while (l-- > 0) {
302 *ps++ = readw (a + r);
303 LPD7X_IOBARRIER;
304 }
305 }
306
307 #define SMC_outsw LPD7_SMC_outsw
308 static inline void LPD7_SMC_outsw (unsigned char* a, int r,
309 unsigned char* p, int l)
310 {
311 unsigned short* ps = (unsigned short*) p;
312 while (l-- > 0) {
313 writew (*ps++, a + r);
314 LPD7X_IOBARRIER;
315 }
316 }
317
318 #define SMC_INTERRUPT_PREAMBLE LPD7X_IOBARRIER
319
320 #define RPC_LSA_DEFAULT RPC_LED_TX_RX
321 #define RPC_LSB_DEFAULT RPC_LED_100_10
322
323 #elif defined(CONFIG_ARCH_VERSATILE)
324
325 #define SMC_CAN_USE_8BIT 1
326 #define SMC_CAN_USE_16BIT 1
327 #define SMC_CAN_USE_32BIT 1
328 #define SMC_NOWAIT 1
329
330 #define SMC_inb(a, r) readb((a) + (r))
331 #define SMC_inw(a, r) readw((a) + (r))
332 #define SMC_inl(a, r) readl((a) + (r))
333 #define SMC_outb(v, a, r) writeb(v, (a) + (r))
334 #define SMC_outw(v, a, r) writew(v, (a) + (r))
335 #define SMC_outl(v, a, r) writel(v, (a) + (r))
336 #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l)
337 #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l)
338 #define SMC_IRQ_FLAGS (-1) /* from resource */
339
340 #elif defined(CONFIG_ARCH_MSM)
341
342 #define SMC_CAN_USE_8BIT 0
343 #define SMC_CAN_USE_16BIT 1
344 #define SMC_CAN_USE_32BIT 0
345 #define SMC_NOWAIT 1
346
347 #define SMC_inw(a, r) readw((a) + (r))
348 #define SMC_outw(v, a, r) writew(v, (a) + (r))
349 #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l)
350 #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l)
351
352 #define SMC_IRQ_FLAGS IRQF_TRIGGER_HIGH
353
354 #elif defined(CONFIG_MN10300)
355
356 /*
357 * MN10300/AM33 configuration
358 */
359
360 #include <unit/smc91111.h>
361
362 #else
363
364 /*
365 * Default configuration
366 */
367
368 #define SMC_CAN_USE_8BIT 1
369 #define SMC_CAN_USE_16BIT 1
370 #define SMC_CAN_USE_32BIT 1
371 #define SMC_NOWAIT 1
372
373 #define SMC_IO_SHIFT (lp->io_shift)
374
375 #define SMC_inb(a, r) readb((a) + (r))
376 #define SMC_inw(a, r) readw((a) + (r))
377 #define SMC_inl(a, r) readl((a) + (r))
378 #define SMC_outb(v, a, r) writeb(v, (a) + (r))
379 #define SMC_outw(v, a, r) writew(v, (a) + (r))
380 #define SMC_outl(v, a, r) writel(v, (a) + (r))
381 #define SMC_insw(a, r, p, l) readsw((a) + (r), p, l)
382 #define SMC_outsw(a, r, p, l) writesw((a) + (r), p, l)
383 #define SMC_insl(a, r, p, l) readsl((a) + (r), p, l)
384 #define SMC_outsl(a, r, p, l) writesl((a) + (r), p, l)
385
386 #define RPC_LSA_DEFAULT RPC_LED_100_10
387 #define RPC_LSB_DEFAULT RPC_LED_TX_RX
388
389 #endif
390
391
392 /* store this information for the driver.. */
393 struct smc_local {
394 /*
395 * If I have to wait until memory is available to send a
396 * packet, I will store the skbuff here, until I get the
397 * desired memory. Then, I'll send it out and free it.
398 */
399 struct sk_buff *pending_tx_skb;
400 struct tasklet_struct tx_task;
401
402 /* version/revision of the SMC91x chip */
403 int version;
404
405 /* Contains the current active transmission mode */
406 int tcr_cur_mode;
407
408 /* Contains the current active receive mode */
409 int rcr_cur_mode;
410
411 /* Contains the current active receive/phy mode */
412 int rpc_cur_mode;
413 int ctl_rfduplx;
414 int ctl_rspeed;
415
416 u32 msg_enable;
417 u32 phy_type;
418 struct mii_if_info mii;
419
420 /* work queue */
421 struct work_struct phy_configure;
422 struct net_device *dev;
423 int work_pending;
424
425 spinlock_t lock;
426
427 #ifdef CONFIG_ARCH_PXA
428 /* DMA needs the physical address of the chip */
429 u_long physaddr;
430 struct device *device;
431 #endif
432 void __iomem *base;
433 void __iomem *datacs;
434
435 /* the low address lines on some platforms aren't connected... */
436 int io_shift;
437
438 struct smc91x_platdata cfg;
439 };
440
441 #define SMC_8BIT(p) ((p)->cfg.flags & SMC91X_USE_8BIT)
442 #define SMC_16BIT(p) ((p)->cfg.flags & SMC91X_USE_16BIT)
443 #define SMC_32BIT(p) ((p)->cfg.flags & SMC91X_USE_32BIT)
444
445 #ifdef CONFIG_ARCH_PXA
446 /*
447 * Let's use the DMA engine on the XScale PXA2xx for RX packets. This is
448 * always happening in irq context so no need to worry about races. TX is
449 * different and probably not worth it for that reason, and not as critical
450 * as RX which can overrun memory and lose packets.
451 */
452 #include <linux/dma-mapping.h>
453 #include <mach/dma.h>
454
455 #ifdef SMC_insl
456 #undef SMC_insl
457 #define SMC_insl(a, r, p, l) \
458 smc_pxa_dma_insl(a, lp, r, dev->dma, p, l)
459 static inline void
460 smc_pxa_dma_insl(void __iomem *ioaddr, struct smc_local *lp, int reg, int dma,
461 u_char *buf, int len)
462 {
463 u_long physaddr = lp->physaddr;
464 dma_addr_t dmabuf;
465
466 /* fallback if no DMA available */
467 if (dma == (unsigned char)-1) {
468 readsl(ioaddr + reg, buf, len);
469 return;
470 }
471
472 /* 64 bit alignment is required for memory to memory DMA */
473 if ((long)buf & 4) {
474 *((u32 *)buf) = SMC_inl(ioaddr, reg);
475 buf += 4;
476 len--;
477 }
478
479 len *= 4;
480 dmabuf = dma_map_single(lp->device, buf, len, DMA_FROM_DEVICE);
481 DCSR(dma) = DCSR_NODESC;
482 DTADR(dma) = dmabuf;
483 DSADR(dma) = physaddr + reg;
484 DCMD(dma) = (DCMD_INCTRGADDR | DCMD_BURST32 |
485 DCMD_WIDTH4 | (DCMD_LENGTH & len));
486 DCSR(dma) = DCSR_NODESC | DCSR_RUN;
487 while (!(DCSR(dma) & DCSR_STOPSTATE))
488 cpu_relax();
489 DCSR(dma) = 0;
490 dma_unmap_single(lp->device, dmabuf, len, DMA_FROM_DEVICE);
491 }
492 #endif
493
494 #ifdef SMC_insw
495 #undef SMC_insw
496 #define SMC_insw(a, r, p, l) \
497 smc_pxa_dma_insw(a, lp, r, dev->dma, p, l)
498 static inline void
499 smc_pxa_dma_insw(void __iomem *ioaddr, struct smc_local *lp, int reg, int dma,
500 u_char *buf, int len)
501 {
502 u_long physaddr = lp->physaddr;
503 dma_addr_t dmabuf;
504
505 /* fallback if no DMA available */
506 if (dma == (unsigned char)-1) {
507 readsw(ioaddr + reg, buf, len);
508 return;
509 }
510
511 /* 64 bit alignment is required for memory to memory DMA */
512 while ((long)buf & 6) {
513 *((u16 *)buf) = SMC_inw(ioaddr, reg);
514 buf += 2;
515 len--;
516 }
517
518 len *= 2;
519 dmabuf = dma_map_single(lp->device, buf, len, DMA_FROM_DEVICE);
520 DCSR(dma) = DCSR_NODESC;
521 DTADR(dma) = dmabuf;
522 DSADR(dma) = physaddr + reg;
523 DCMD(dma) = (DCMD_INCTRGADDR | DCMD_BURST32 |
524 DCMD_WIDTH2 | (DCMD_LENGTH & len));
525 DCSR(dma) = DCSR_NODESC | DCSR_RUN;
526 while (!(DCSR(dma) & DCSR_STOPSTATE))
527 cpu_relax();
528 DCSR(dma) = 0;
529 dma_unmap_single(lp->device, dmabuf, len, DMA_FROM_DEVICE);
530 }
531 #endif
532
533 static void
534 smc_pxa_dma_irq(int dma, void *dummy)
535 {
536 DCSR(dma) = 0;
537 }
538 #endif /* CONFIG_ARCH_PXA */
539
540
541 /*
542 * Everything a particular hardware setup needs should have been defined
543 * at this point. Add stubs for the undefined cases, mainly to avoid
544 * compilation warnings since they'll be optimized away, or to prevent buggy
545 * use of them.
546 */
547
548 #if ! SMC_CAN_USE_32BIT
549 #define SMC_inl(ioaddr, reg) ({ BUG(); 0; })
550 #define SMC_outl(x, ioaddr, reg) BUG()
551 #define SMC_insl(a, r, p, l) BUG()
552 #define SMC_outsl(a, r, p, l) BUG()
553 #endif
554
555 #if !defined(SMC_insl) || !defined(SMC_outsl)
556 #define SMC_insl(a, r, p, l) BUG()
557 #define SMC_outsl(a, r, p, l) BUG()
558 #endif
559
560 #if ! SMC_CAN_USE_16BIT
561
562 /*
563 * Any 16-bit access is performed with two 8-bit accesses if the hardware
564 * can't do it directly. Most registers are 16-bit so those are mandatory.
565 */
566 #define SMC_outw(x, ioaddr, reg) \
567 do { \
568 unsigned int __val16 = (x); \
569 SMC_outb( __val16, ioaddr, reg ); \
570 SMC_outb( __val16 >> 8, ioaddr, reg + (1 << SMC_IO_SHIFT));\
571 } while (0)
572 #define SMC_inw(ioaddr, reg) \
573 ({ \
574 unsigned int __val16; \
575 __val16 = SMC_inb( ioaddr, reg ); \
576 __val16 |= SMC_inb( ioaddr, reg + (1 << SMC_IO_SHIFT)) << 8; \
577 __val16; \
578 })
579
580 #define SMC_insw(a, r, p, l) BUG()
581 #define SMC_outsw(a, r, p, l) BUG()
582
583 #endif
584
585 #if !defined(SMC_insw) || !defined(SMC_outsw)
586 #define SMC_insw(a, r, p, l) BUG()
587 #define SMC_outsw(a, r, p, l) BUG()
588 #endif
589
590 #if ! SMC_CAN_USE_8BIT
591 #define SMC_inb(ioaddr, reg) ({ BUG(); 0; })
592 #define SMC_outb(x, ioaddr, reg) BUG()
593 #define SMC_insb(a, r, p, l) BUG()
594 #define SMC_outsb(a, r, p, l) BUG()
595 #endif
596
597 #if !defined(SMC_insb) || !defined(SMC_outsb)
598 #define SMC_insb(a, r, p, l) BUG()
599 #define SMC_outsb(a, r, p, l) BUG()
600 #endif
601
602 #ifndef SMC_CAN_USE_DATACS
603 #define SMC_CAN_USE_DATACS 0
604 #endif
605
606 #ifndef SMC_IO_SHIFT
607 #define SMC_IO_SHIFT 0
608 #endif
609
610 #ifndef SMC_IRQ_FLAGS
611 #define SMC_IRQ_FLAGS IRQF_TRIGGER_RISING
612 #endif
613
614 #ifndef SMC_INTERRUPT_PREAMBLE
615 #define SMC_INTERRUPT_PREAMBLE
616 #endif
617
618
619 /* Because of bank switching, the LAN91x uses only 16 I/O ports */
620 #define SMC_IO_EXTENT (16 << SMC_IO_SHIFT)
621 #define SMC_DATA_EXTENT (4)
622
623 /*
624 . Bank Select Register:
625 .
626 . yyyy yyyy 0000 00xx
627 . xx = bank number
628 . yyyy yyyy = 0x33, for identification purposes.
629 */
630 #define BANK_SELECT (14 << SMC_IO_SHIFT)
631
632
633 // Transmit Control Register
634 /* BANK 0 */
635 #define TCR_REG(lp) SMC_REG(lp, 0x0000, 0)
636 #define TCR_ENABLE 0x0001 // When 1 we can transmit
637 #define TCR_LOOP 0x0002 // Controls output pin LBK
638 #define TCR_FORCOL 0x0004 // When 1 will force a collision
639 #define TCR_PAD_EN 0x0080 // When 1 will pad tx frames < 64 bytes w/0
640 #define TCR_NOCRC 0x0100 // When 1 will not append CRC to tx frames
641 #define TCR_MON_CSN 0x0400 // When 1 tx monitors carrier
642 #define TCR_FDUPLX 0x0800 // When 1 enables full duplex operation
643 #define TCR_STP_SQET 0x1000 // When 1 stops tx if Signal Quality Error
644 #define TCR_EPH_LOOP 0x2000 // When 1 enables EPH block loopback
645 #define TCR_SWFDUP 0x8000 // When 1 enables Switched Full Duplex mode
646
647 #define TCR_CLEAR 0 /* do NOTHING */
648 /* the default settings for the TCR register : */
649 #define TCR_DEFAULT (TCR_ENABLE | TCR_PAD_EN)
650
651
652 // EPH Status Register
653 /* BANK 0 */
654 #define EPH_STATUS_REG(lp) SMC_REG(lp, 0x0002, 0)
655 #define ES_TX_SUC 0x0001 // Last TX was successful
656 #define ES_SNGL_COL 0x0002 // Single collision detected for last tx
657 #define ES_MUL_COL 0x0004 // Multiple collisions detected for last tx
658 #define ES_LTX_MULT 0x0008 // Last tx was a multicast
659 #define ES_16COL 0x0010 // 16 Collisions Reached
660 #define ES_SQET 0x0020 // Signal Quality Error Test
661 #define ES_LTXBRD 0x0040 // Last tx was a broadcast
662 #define ES_TXDEFR 0x0080 // Transmit Deferred
663 #define ES_LATCOL 0x0200 // Late collision detected on last tx
664 #define ES_LOSTCARR 0x0400 // Lost Carrier Sense
665 #define ES_EXC_DEF 0x0800 // Excessive Deferral
666 #define ES_CTR_ROL 0x1000 // Counter Roll Over indication
667 #define ES_LINK_OK 0x4000 // Driven by inverted value of nLNK pin
668 #define ES_TXUNRN 0x8000 // Tx Underrun
669
670
671 // Receive Control Register
672 /* BANK 0 */
673 #define RCR_REG(lp) SMC_REG(lp, 0x0004, 0)
674 #define RCR_RX_ABORT 0x0001 // Set if a rx frame was aborted
675 #define RCR_PRMS 0x0002 // Enable promiscuous mode
676 #define RCR_ALMUL 0x0004 // When set accepts all multicast frames
677 #define RCR_RXEN 0x0100 // IFF this is set, we can receive packets
678 #define RCR_STRIP_CRC 0x0200 // When set strips CRC from rx packets
679 #define RCR_ABORT_ENB 0x0200 // When set will abort rx on collision
680 #define RCR_FILT_CAR 0x0400 // When set filters leading 12 bit s of carrier
681 #define RCR_SOFTRST 0x8000 // resets the chip
682
683 /* the normal settings for the RCR register : */
684 #define RCR_DEFAULT (RCR_STRIP_CRC | RCR_RXEN)
685 #define RCR_CLEAR 0x0 // set it to a base state
686
687
688 // Counter Register
689 /* BANK 0 */
690 #define COUNTER_REG(lp) SMC_REG(lp, 0x0006, 0)
691
692
693 // Memory Information Register
694 /* BANK 0 */
695 #define MIR_REG(lp) SMC_REG(lp, 0x0008, 0)
696
697
698 // Receive/Phy Control Register
699 /* BANK 0 */
700 #define RPC_REG(lp) SMC_REG(lp, 0x000A, 0)
701 #define RPC_SPEED 0x2000 // When 1 PHY is in 100Mbps mode.
702 #define RPC_DPLX 0x1000 // When 1 PHY is in Full-Duplex Mode
703 #define RPC_ANEG 0x0800 // When 1 PHY is in Auto-Negotiate Mode
704 #define RPC_LSXA_SHFT 5 // Bits to shift LS2A,LS1A,LS0A to lsb
705 #define RPC_LSXB_SHFT 2 // Bits to get LS2B,LS1B,LS0B to lsb
706
707 #ifndef RPC_LSA_DEFAULT
708 #define RPC_LSA_DEFAULT RPC_LED_100
709 #endif
710 #ifndef RPC_LSB_DEFAULT
711 #define RPC_LSB_DEFAULT RPC_LED_FD
712 #endif
713
714 #define RPC_DEFAULT (RPC_ANEG | RPC_SPEED | RPC_DPLX)
715
716
717 /* Bank 0 0x0C is reserved */
718
719 // Bank Select Register
720 /* All Banks */
721 #define BSR_REG 0x000E
722
723
724 // Configuration Reg
725 /* BANK 1 */
726 #define CONFIG_REG(lp) SMC_REG(lp, 0x0000, 1)
727 #define CONFIG_EXT_PHY 0x0200 // 1=external MII, 0=internal Phy
728 #define CONFIG_GPCNTRL 0x0400 // Inverse value drives pin nCNTRL
729 #define CONFIG_NO_WAIT 0x1000 // When 1 no extra wait states on ISA bus
730 #define CONFIG_EPH_POWER_EN 0x8000 // When 0 EPH is placed into low power mode.
731
732 // Default is powered-up, Internal Phy, Wait States, and pin nCNTRL=low
733 #define CONFIG_DEFAULT (CONFIG_EPH_POWER_EN)
734
735
736 // Base Address Register
737 /* BANK 1 */
738 #define BASE_REG(lp) SMC_REG(lp, 0x0002, 1)
739
740
741 // Individual Address Registers
742 /* BANK 1 */
743 #define ADDR0_REG(lp) SMC_REG(lp, 0x0004, 1)
744 #define ADDR1_REG(lp) SMC_REG(lp, 0x0006, 1)
745 #define ADDR2_REG(lp) SMC_REG(lp, 0x0008, 1)
746
747
748 // General Purpose Register
749 /* BANK 1 */
750 #define GP_REG(lp) SMC_REG(lp, 0x000A, 1)
751
752
753 // Control Register
754 /* BANK 1 */
755 #define CTL_REG(lp) SMC_REG(lp, 0x000C, 1)
756 #define CTL_RCV_BAD 0x4000 // When 1 bad CRC packets are received
757 #define CTL_AUTO_RELEASE 0x0800 // When 1 tx pages are released automatically
758 #define CTL_LE_ENABLE 0x0080 // When 1 enables Link Error interrupt
759 #define CTL_CR_ENABLE 0x0040 // When 1 enables Counter Rollover interrupt
760 #define CTL_TE_ENABLE 0x0020 // When 1 enables Transmit Error interrupt
761 #define CTL_EEPROM_SELECT 0x0004 // Controls EEPROM reload & store
762 #define CTL_RELOAD 0x0002 // When set reads EEPROM into registers
763 #define CTL_STORE 0x0001 // When set stores registers into EEPROM
764
765
766 // MMU Command Register
767 /* BANK 2 */
768 #define MMU_CMD_REG(lp) SMC_REG(lp, 0x0000, 2)
769 #define MC_BUSY 1 // When 1 the last release has not completed
770 #define MC_NOP (0<<5) // No Op
771 #define MC_ALLOC (1<<5) // OR with number of 256 byte packets
772 #define MC_RESET (2<<5) // Reset MMU to initial state
773 #define MC_REMOVE (3<<5) // Remove the current rx packet
774 #define MC_RELEASE (4<<5) // Remove and release the current rx packet
775 #define MC_FREEPKT (5<<5) // Release packet in PNR register
776 #define MC_ENQUEUE (6<<5) // Enqueue the packet for transmit
777 #define MC_RSTTXFIFO (7<<5) // Reset the TX FIFOs
778
779
780 // Packet Number Register
781 /* BANK 2 */
782 #define PN_REG(lp) SMC_REG(lp, 0x0002, 2)
783
784
785 // Allocation Result Register
786 /* BANK 2 */
787 #define AR_REG(lp) SMC_REG(lp, 0x0003, 2)
788 #define AR_FAILED 0x80 // Alocation Failed
789
790
791 // TX FIFO Ports Register
792 /* BANK 2 */
793 #define TXFIFO_REG(lp) SMC_REG(lp, 0x0004, 2)
794 #define TXFIFO_TEMPTY 0x80 // TX FIFO Empty
795
796 // RX FIFO Ports Register
797 /* BANK 2 */
798 #define RXFIFO_REG(lp) SMC_REG(lp, 0x0005, 2)
799 #define RXFIFO_REMPTY 0x80 // RX FIFO Empty
800
801 #define FIFO_REG(lp) SMC_REG(lp, 0x0004, 2)
802
803 // Pointer Register
804 /* BANK 2 */
805 #define PTR_REG(lp) SMC_REG(lp, 0x0006, 2)
806 #define PTR_RCV 0x8000 // 1=Receive area, 0=Transmit area
807 #define PTR_AUTOINC 0x4000 // Auto increment the pointer on each access
808 #define PTR_READ 0x2000 // When 1 the operation is a read
809
810
811 // Data Register
812 /* BANK 2 */
813 #define DATA_REG(lp) SMC_REG(lp, 0x0008, 2)
814
815
816 // Interrupt Status/Acknowledge Register
817 /* BANK 2 */
818 #define INT_REG(lp) SMC_REG(lp, 0x000C, 2)
819
820
821 // Interrupt Mask Register
822 /* BANK 2 */
823 #define IM_REG(lp) SMC_REG(lp, 0x000D, 2)
824 #define IM_MDINT 0x80 // PHY MI Register 18 Interrupt
825 #define IM_ERCV_INT 0x40 // Early Receive Interrupt
826 #define IM_EPH_INT 0x20 // Set by Ethernet Protocol Handler section
827 #define IM_RX_OVRN_INT 0x10 // Set by Receiver Overruns
828 #define IM_ALLOC_INT 0x08 // Set when allocation request is completed
829 #define IM_TX_EMPTY_INT 0x04 // Set if the TX FIFO goes empty
830 #define IM_TX_INT 0x02 // Transmit Interrupt
831 #define IM_RCV_INT 0x01 // Receive Interrupt
832
833
834 // Multicast Table Registers
835 /* BANK 3 */
836 #define MCAST_REG1(lp) SMC_REG(lp, 0x0000, 3)
837 #define MCAST_REG2(lp) SMC_REG(lp, 0x0002, 3)
838 #define MCAST_REG3(lp) SMC_REG(lp, 0x0004, 3)
839 #define MCAST_REG4(lp) SMC_REG(lp, 0x0006, 3)
840
841
842 // Management Interface Register (MII)
843 /* BANK 3 */
844 #define MII_REG(lp) SMC_REG(lp, 0x0008, 3)
845 #define MII_MSK_CRS100 0x4000 // Disables CRS100 detection during tx half dup
846 #define MII_MDOE 0x0008 // MII Output Enable
847 #define MII_MCLK 0x0004 // MII Clock, pin MDCLK
848 #define MII_MDI 0x0002 // MII Input, pin MDI
849 #define MII_MDO 0x0001 // MII Output, pin MDO
850
851
852 // Revision Register
853 /* BANK 3 */
854 /* ( hi: chip id low: rev # ) */
855 #define REV_REG(lp) SMC_REG(lp, 0x000A, 3)
856
857
858 // Early RCV Register
859 /* BANK 3 */
860 /* this is NOT on SMC9192 */
861 #define ERCV_REG(lp) SMC_REG(lp, 0x000C, 3)
862 #define ERCV_RCV_DISCRD 0x0080 // When 1 discards a packet being received
863 #define ERCV_THRESHOLD 0x001F // ERCV Threshold Mask
864
865
866 // External Register
867 /* BANK 7 */
868 #define EXT_REG(lp) SMC_REG(lp, 0x0000, 7)
869
870
871 #define CHIP_9192 3
872 #define CHIP_9194 4
873 #define CHIP_9195 5
874 #define CHIP_9196 6
875 #define CHIP_91100 7
876 #define CHIP_91100FD 8
877 #define CHIP_91111FD 9
878
879 static const char * chip_ids[ 16 ] = {
880 NULL, NULL, NULL,
881 /* 3 */ "SMC91C90/91C92",
882 /* 4 */ "SMC91C94",
883 /* 5 */ "SMC91C95",
884 /* 6 */ "SMC91C96",
885 /* 7 */ "SMC91C100",
886 /* 8 */ "SMC91C100FD",
887 /* 9 */ "SMC91C11xFD",
888 NULL, NULL, NULL,
889 NULL, NULL, NULL};
890
891
892 /*
893 . Receive status bits
894 */
895 #define RS_ALGNERR 0x8000
896 #define RS_BRODCAST 0x4000
897 #define RS_BADCRC 0x2000
898 #define RS_ODDFRAME 0x1000
899 #define RS_TOOLONG 0x0800
900 #define RS_TOOSHORT 0x0400
901 #define RS_MULTICAST 0x0001
902 #define RS_ERRORS (RS_ALGNERR | RS_BADCRC | RS_TOOLONG | RS_TOOSHORT)
903
904
905 /*
906 * PHY IDs
907 * LAN83C183 == LAN91C111 Internal PHY
908 */
909 #define PHY_LAN83C183 0x0016f840
910 #define PHY_LAN83C180 0x02821c50
911
912 /*
913 * PHY Register Addresses (LAN91C111 Internal PHY)
914 *
915 * Generic PHY registers can be found in <linux/mii.h>
916 *
917 * These phy registers are specific to our on-board phy.
918 */
919
920 // PHY Configuration Register 1
921 #define PHY_CFG1_REG 0x10
922 #define PHY_CFG1_LNKDIS 0x8000 // 1=Rx Link Detect Function disabled
923 #define PHY_CFG1_XMTDIS 0x4000 // 1=TP Transmitter Disabled
924 #define PHY_CFG1_XMTPDN 0x2000 // 1=TP Transmitter Powered Down
925 #define PHY_CFG1_BYPSCR 0x0400 // 1=Bypass scrambler/descrambler
926 #define PHY_CFG1_UNSCDS 0x0200 // 1=Unscramble Idle Reception Disable
927 #define PHY_CFG1_EQLZR 0x0100 // 1=Rx Equalizer Disabled
928 #define PHY_CFG1_CABLE 0x0080 // 1=STP(150ohm), 0=UTP(100ohm)
929 #define PHY_CFG1_RLVL0 0x0040 // 1=Rx Squelch level reduced by 4.5db
930 #define PHY_CFG1_TLVL_SHIFT 2 // Transmit Output Level Adjust
931 #define PHY_CFG1_TLVL_MASK 0x003C
932 #define PHY_CFG1_TRF_MASK 0x0003 // Transmitter Rise/Fall time
933
934
935 // PHY Configuration Register 2
936 #define PHY_CFG2_REG 0x11
937 #define PHY_CFG2_APOLDIS 0x0020 // 1=Auto Polarity Correction disabled
938 #define PHY_CFG2_JABDIS 0x0010 // 1=Jabber disabled
939 #define PHY_CFG2_MREG 0x0008 // 1=Multiple register access (MII mgt)
940 #define PHY_CFG2_INTMDIO 0x0004 // 1=Interrupt signaled with MDIO pulseo
941
942 // PHY Status Output (and Interrupt status) Register
943 #define PHY_INT_REG 0x12 // Status Output (Interrupt Status)
944 #define PHY_INT_INT 0x8000 // 1=bits have changed since last read
945 #define PHY_INT_LNKFAIL 0x4000 // 1=Link Not detected
946 #define PHY_INT_LOSSSYNC 0x2000 // 1=Descrambler has lost sync
947 #define PHY_INT_CWRD 0x1000 // 1=Invalid 4B5B code detected on rx
948 #define PHY_INT_SSD 0x0800 // 1=No Start Of Stream detected on rx
949 #define PHY_INT_ESD 0x0400 // 1=No End Of Stream detected on rx
950 #define PHY_INT_RPOL 0x0200 // 1=Reverse Polarity detected
951 #define PHY_INT_JAB 0x0100 // 1=Jabber detected
952 #define PHY_INT_SPDDET 0x0080 // 1=100Base-TX mode, 0=10Base-T mode
953 #define PHY_INT_DPLXDET 0x0040 // 1=Device in Full Duplex
954
955 // PHY Interrupt/Status Mask Register
956 #define PHY_MASK_REG 0x13 // Interrupt Mask
957 // Uses the same bit definitions as PHY_INT_REG
958
959
960 /*
961 * SMC91C96 ethernet config and status registers.
962 * These are in the "attribute" space.
963 */
964 #define ECOR 0x8000
965 #define ECOR_RESET 0x80
966 #define ECOR_LEVEL_IRQ 0x40
967 #define ECOR_WR_ATTRIB 0x04
968 #define ECOR_ENABLE 0x01
969
970 #define ECSR 0x8002
971 #define ECSR_IOIS8 0x20
972 #define ECSR_PWRDWN 0x04
973 #define ECSR_INT 0x02
974
975 #define ATTRIB_SIZE ((64*1024) << SMC_IO_SHIFT)
976
977
978 /*
979 * Macros to abstract register access according to the data bus
980 * capabilities. Please use those and not the in/out primitives.
981 * Note: the following macros do *not* select the bank -- this must
982 * be done separately as needed in the main code. The SMC_REG() macro
983 * only uses the bank argument for debugging purposes (when enabled).
984 *
985 * Note: despite inline functions being safer, everything leading to this
986 * should preferably be macros to let BUG() display the line number in
987 * the core source code since we're interested in the top call site
988 * not in any inline function location.
989 */
990
991 #if SMC_DEBUG > 0
992 #define SMC_REG(lp, reg, bank) \
993 ({ \
994 int __b = SMC_CURRENT_BANK(lp); \
995 if (unlikely((__b & ~0xf0) != (0x3300 | bank))) { \
996 printk( "%s: bank reg screwed (0x%04x)\n", \
997 CARDNAME, __b ); \
998 BUG(); \
999 } \
1000 reg<<SMC_IO_SHIFT; \
1001 })
1002 #else
1003 #define SMC_REG(lp, reg, bank) (reg<<SMC_IO_SHIFT)
1004 #endif
1005
1006 /*
1007 * Hack Alert: Some setups just can't write 8 or 16 bits reliably when not
1008 * aligned to a 32 bit boundary. I tell you that does exist!
1009 * Fortunately the affected register accesses can be easily worked around
1010 * since we can write zeroes to the preceeding 16 bits without adverse
1011 * effects and use a 32-bit access.
1012 *
1013 * Enforce it on any 32-bit capable setup for now.
1014 */
1015 #define SMC_MUST_ALIGN_WRITE(lp) SMC_32BIT(lp)
1016
1017 #define SMC_GET_PN(lp) \
1018 (SMC_8BIT(lp) ? (SMC_inb(ioaddr, PN_REG(lp))) \
1019 : (SMC_inw(ioaddr, PN_REG(lp)) & 0xFF))
1020
1021 #define SMC_SET_PN(lp, x) \
1022 do { \
1023 if (SMC_MUST_ALIGN_WRITE(lp)) \
1024 SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 0, 2)); \
1025 else if (SMC_8BIT(lp)) \
1026 SMC_outb(x, ioaddr, PN_REG(lp)); \
1027 else \
1028 SMC_outw(x, ioaddr, PN_REG(lp)); \
1029 } while (0)
1030
1031 #define SMC_GET_AR(lp) \
1032 (SMC_8BIT(lp) ? (SMC_inb(ioaddr, AR_REG(lp))) \
1033 : (SMC_inw(ioaddr, PN_REG(lp)) >> 8))
1034
1035 #define SMC_GET_TXFIFO(lp) \
1036 (SMC_8BIT(lp) ? (SMC_inb(ioaddr, TXFIFO_REG(lp))) \
1037 : (SMC_inw(ioaddr, TXFIFO_REG(lp)) & 0xFF))
1038
1039 #define SMC_GET_RXFIFO(lp) \
1040 (SMC_8BIT(lp) ? (SMC_inb(ioaddr, RXFIFO_REG(lp))) \
1041 : (SMC_inw(ioaddr, TXFIFO_REG(lp)) >> 8))
1042
1043 #define SMC_GET_INT(lp) \
1044 (SMC_8BIT(lp) ? (SMC_inb(ioaddr, INT_REG(lp))) \
1045 : (SMC_inw(ioaddr, INT_REG(lp)) & 0xFF))
1046
1047 #define SMC_ACK_INT(lp, x) \
1048 do { \
1049 if (SMC_8BIT(lp)) \
1050 SMC_outb(x, ioaddr, INT_REG(lp)); \
1051 else { \
1052 unsigned long __flags; \
1053 int __mask; \
1054 local_irq_save(__flags); \
1055 __mask = SMC_inw(ioaddr, INT_REG(lp)) & ~0xff; \
1056 SMC_outw(__mask | (x), ioaddr, INT_REG(lp)); \
1057 local_irq_restore(__flags); \
1058 } \
1059 } while (0)
1060
1061 #define SMC_GET_INT_MASK(lp) \
1062 (SMC_8BIT(lp) ? (SMC_inb(ioaddr, IM_REG(lp))) \
1063 : (SMC_inw(ioaddr, INT_REG(lp)) >> 8))
1064
1065 #define SMC_SET_INT_MASK(lp, x) \
1066 do { \
1067 if (SMC_8BIT(lp)) \
1068 SMC_outb(x, ioaddr, IM_REG(lp)); \
1069 else \
1070 SMC_outw((x) << 8, ioaddr, INT_REG(lp)); \
1071 } while (0)
1072
1073 #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT)
1074
1075 #define SMC_SELECT_BANK(lp, x) \
1076 do { \
1077 if (SMC_MUST_ALIGN_WRITE(lp)) \
1078 SMC_outl((x)<<16, ioaddr, 12<<SMC_IO_SHIFT); \
1079 else \
1080 SMC_outw(x, ioaddr, BANK_SELECT); \
1081 } while (0)
1082
1083 #define SMC_GET_BASE(lp) SMC_inw(ioaddr, BASE_REG(lp))
1084
1085 #define SMC_SET_BASE(lp, x) SMC_outw(x, ioaddr, BASE_REG(lp))
1086
1087 #define SMC_GET_CONFIG(lp) SMC_inw(ioaddr, CONFIG_REG(lp))
1088
1089 #define SMC_SET_CONFIG(lp, x) SMC_outw(x, ioaddr, CONFIG_REG(lp))
1090
1091 #define SMC_GET_COUNTER(lp) SMC_inw(ioaddr, COUNTER_REG(lp))
1092
1093 #define SMC_GET_CTL(lp) SMC_inw(ioaddr, CTL_REG(lp))
1094
1095 #define SMC_SET_CTL(lp, x) SMC_outw(x, ioaddr, CTL_REG(lp))
1096
1097 #define SMC_GET_MII(lp) SMC_inw(ioaddr, MII_REG(lp))
1098
1099 #define SMC_GET_GP(lp) SMC_inw(ioaddr, GP_REG(lp))
1100
1101 #define SMC_SET_GP(lp, x) \
1102 do { \
1103 if (SMC_MUST_ALIGN_WRITE(lp)) \
1104 SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 8, 1)); \
1105 else \
1106 SMC_outw(x, ioaddr, GP_REG(lp)); \
1107 } while (0)
1108
1109 #define SMC_SET_MII(lp, x) SMC_outw(x, ioaddr, MII_REG(lp))
1110
1111 #define SMC_GET_MIR(lp) SMC_inw(ioaddr, MIR_REG(lp))
1112
1113 #define SMC_SET_MIR(lp, x) SMC_outw(x, ioaddr, MIR_REG(lp))
1114
1115 #define SMC_GET_MMU_CMD(lp) SMC_inw(ioaddr, MMU_CMD_REG(lp))
1116
1117 #define SMC_SET_MMU_CMD(lp, x) SMC_outw(x, ioaddr, MMU_CMD_REG(lp))
1118
1119 #define SMC_GET_FIFO(lp) SMC_inw(ioaddr, FIFO_REG(lp))
1120
1121 #define SMC_GET_PTR(lp) SMC_inw(ioaddr, PTR_REG(lp))
1122
1123 #define SMC_SET_PTR(lp, x) \
1124 do { \
1125 if (SMC_MUST_ALIGN_WRITE(lp)) \
1126 SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 4, 2)); \
1127 else \
1128 SMC_outw(x, ioaddr, PTR_REG(lp)); \
1129 } while (0)
1130
1131 #define SMC_GET_EPH_STATUS(lp) SMC_inw(ioaddr, EPH_STATUS_REG(lp))
1132
1133 #define SMC_GET_RCR(lp) SMC_inw(ioaddr, RCR_REG(lp))
1134
1135 #define SMC_SET_RCR(lp, x) SMC_outw(x, ioaddr, RCR_REG(lp))
1136
1137 #define SMC_GET_REV(lp) SMC_inw(ioaddr, REV_REG(lp))
1138
1139 #define SMC_GET_RPC(lp) SMC_inw(ioaddr, RPC_REG(lp))
1140
1141 #define SMC_SET_RPC(lp, x) \
1142 do { \
1143 if (SMC_MUST_ALIGN_WRITE(lp)) \
1144 SMC_outl((x)<<16, ioaddr, SMC_REG(lp, 8, 0)); \
1145 else \
1146 SMC_outw(x, ioaddr, RPC_REG(lp)); \
1147 } while (0)
1148
1149 #define SMC_GET_TCR(lp) SMC_inw(ioaddr, TCR_REG(lp))
1150
1151 #define SMC_SET_TCR(lp, x) SMC_outw(x, ioaddr, TCR_REG(lp))
1152
1153 #ifndef SMC_GET_MAC_ADDR
1154 #define SMC_GET_MAC_ADDR(lp, addr) \
1155 do { \
1156 unsigned int __v; \
1157 __v = SMC_inw(ioaddr, ADDR0_REG(lp)); \
1158 addr[0] = __v; addr[1] = __v >> 8; \
1159 __v = SMC_inw(ioaddr, ADDR1_REG(lp)); \
1160 addr[2] = __v; addr[3] = __v >> 8; \
1161 __v = SMC_inw(ioaddr, ADDR2_REG(lp)); \
1162 addr[4] = __v; addr[5] = __v >> 8; \
1163 } while (0)
1164 #endif
1165
1166 #define SMC_SET_MAC_ADDR(lp, addr) \
1167 do { \
1168 SMC_outw(addr[0]|(addr[1] << 8), ioaddr, ADDR0_REG(lp)); \
1169 SMC_outw(addr[2]|(addr[3] << 8), ioaddr, ADDR1_REG(lp)); \
1170 SMC_outw(addr[4]|(addr[5] << 8), ioaddr, ADDR2_REG(lp)); \
1171 } while (0)
1172
1173 #define SMC_SET_MCAST(lp, x) \
1174 do { \
1175 const unsigned char *mt = (x); \
1176 SMC_outw(mt[0] | (mt[1] << 8), ioaddr, MCAST_REG1(lp)); \
1177 SMC_outw(mt[2] | (mt[3] << 8), ioaddr, MCAST_REG2(lp)); \
1178 SMC_outw(mt[4] | (mt[5] << 8), ioaddr, MCAST_REG3(lp)); \
1179 SMC_outw(mt[6] | (mt[7] << 8), ioaddr, MCAST_REG4(lp)); \
1180 } while (0)
1181
1182 #define SMC_PUT_PKT_HDR(lp, status, length) \
1183 do { \
1184 if (SMC_32BIT(lp)) \
1185 SMC_outl((status) | (length)<<16, ioaddr, \
1186 DATA_REG(lp)); \
1187 else { \
1188 SMC_outw(status, ioaddr, DATA_REG(lp)); \
1189 SMC_outw(length, ioaddr, DATA_REG(lp)); \
1190 } \
1191 } while (0)
1192
1193 #define SMC_GET_PKT_HDR(lp, status, length) \
1194 do { \
1195 if (SMC_32BIT(lp)) { \
1196 unsigned int __val = SMC_inl(ioaddr, DATA_REG(lp)); \
1197 (status) = __val & 0xffff; \
1198 (length) = __val >> 16; \
1199 } else { \
1200 (status) = SMC_inw(ioaddr, DATA_REG(lp)); \
1201 (length) = SMC_inw(ioaddr, DATA_REG(lp)); \
1202 } \
1203 } while (0)
1204
1205 #define SMC_PUSH_DATA(lp, p, l) \
1206 do { \
1207 if (SMC_32BIT(lp)) { \
1208 void *__ptr = (p); \
1209 int __len = (l); \
1210 void __iomem *__ioaddr = ioaddr; \
1211 if (__len >= 2 && (unsigned long)__ptr & 2) { \
1212 __len -= 2; \
1213 SMC_outw(*(u16 *)__ptr, ioaddr, \
1214 DATA_REG(lp)); \
1215 __ptr += 2; \
1216 } \
1217 if (SMC_CAN_USE_DATACS && lp->datacs) \
1218 __ioaddr = lp->datacs; \
1219 SMC_outsl(__ioaddr, DATA_REG(lp), __ptr, __len>>2); \
1220 if (__len & 2) { \
1221 __ptr += (__len & ~3); \
1222 SMC_outw(*((u16 *)__ptr), ioaddr, \
1223 DATA_REG(lp)); \
1224 } \
1225 } else if (SMC_16BIT(lp)) \
1226 SMC_outsw(ioaddr, DATA_REG(lp), p, (l) >> 1); \
1227 else if (SMC_8BIT(lp)) \
1228 SMC_outsb(ioaddr, DATA_REG(lp), p, l); \
1229 } while (0)
1230
1231 #define SMC_PULL_DATA(lp, p, l) \
1232 do { \
1233 if (SMC_32BIT(lp)) { \
1234 void *__ptr = (p); \
1235 int __len = (l); \
1236 void __iomem *__ioaddr = ioaddr; \
1237 if ((unsigned long)__ptr & 2) { \
1238 /* \
1239 * We want 32bit alignment here. \
1240 * Since some buses perform a full \
1241 * 32bit fetch even for 16bit data \
1242 * we can't use SMC_inw() here. \
1243 * Back both source (on-chip) and \
1244 * destination pointers of 2 bytes. \
1245 * This is possible since the call to \
1246 * SMC_GET_PKT_HDR() already advanced \
1247 * the source pointer of 4 bytes, and \
1248 * the skb_reserve(skb, 2) advanced \
1249 * the destination pointer of 2 bytes. \
1250 */ \
1251 __ptr -= 2; \
1252 __len += 2; \
1253 SMC_SET_PTR(lp, \
1254 2|PTR_READ|PTR_RCV|PTR_AUTOINC); \
1255 } \
1256 if (SMC_CAN_USE_DATACS && lp->datacs) \
1257 __ioaddr = lp->datacs; \
1258 __len += 2; \
1259 SMC_insl(__ioaddr, DATA_REG(lp), __ptr, __len>>2); \
1260 } else if (SMC_16BIT(lp)) \
1261 SMC_insw(ioaddr, DATA_REG(lp), p, (l) >> 1); \
1262 else if (SMC_8BIT(lp)) \
1263 SMC_insb(ioaddr, DATA_REG(lp), p, l); \
1264 } while (0)
1265
1266 #endif /* _SMC91X_H_ */
kernels