Add a mark at simulation end for vcd/lxt/lxt2 files.
[iverilog.git] / vvm / 
tree0628f55afda1ba89d3082d720d1cfa483de89597
drwxr-xr-x   ..
-rw-r--r-- 22 .cvsignore