?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
code style scripts/checkpatch.pl (linux-3.9-rc1) formatting
[linux-2.6.32.60-moxart.git] / include / linux / ide.h
blobe4135d6e05568ebbbae8d0716349f2a65574079c
1 #ifndef _IDE_H
2 #define _IDE_H
3 /*
4 * linux/include/linux/ide.h
5 *
6 * Copyright (C) 1994-2002 Linus Torvalds & authors
7 */
8
9 #include <linux/init.h>
10 #include <linux/ioport.h>
11 #include <linux/ata.h>
12 #include <linux/blkdev.h>
13 #include <linux/proc_fs.h>
14 #include <linux/interrupt.h>
15 #include <linux/bitops.h>
16 #include <linux/bio.h>
17 #include <linux/device.h>
18 #include <linux/pci.h>
19 #include <linux/completion.h>
20 #include <linux/pm.h>
21 #ifdef CONFIG_BLK_DEV_IDEACPI
22 #include <acpi/acpi.h>
23 #endif
24 #include <asm/byteorder.h>
25 #include <asm/system.h>
26 #include <asm/io.h>
27 #include <asm/mutex.h>
28
29 /* for request_sense */
30 #include <linux/cdrom.h>
31
32 #if defined(CONFIG_CRIS) || defined(CONFIG_FRV) || defined(CONFIG_MN10300)
33 # define SUPPORT_VLB_SYNC 0
34 #else
35 # define SUPPORT_VLB_SYNC 1
36 #endif
37
38 /*
39 * Probably not wise to fiddle with these
40 */
41 #define IDE_DEFAULT_MAX_FAILURES 1
42 #define ERROR_MAX 8 /* Max read/write errors per sector */
43 #define ERROR_RESET 3 /* Reset controller every 4th retry */
44 #define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
45
46 /* Error codes returned in rq->errors to the higher part of the driver. */
47 enum {
48 IDE_DRV_ERROR_GENERAL = 101,
49 IDE_DRV_ERROR_FILEMARK = 102,
50 IDE_DRV_ERROR_EOD = 103,
51 };
52
53 /*
54 * Definitions for accessing IDE controller registers
55 */
56 #define IDE_NR_PORTS (10)
57
58 struct ide_io_ports {
59 unsigned long data_addr;
60
61 union {
62 unsigned long error_addr; /* read: error */
63 unsigned long feature_addr; /* write: feature */
64 };
65
66 unsigned long nsect_addr;
67 unsigned long lbal_addr;
68 unsigned long lbam_addr;
69 unsigned long lbah_addr;
70
71 unsigned long device_addr;
72
73 union {
74 unsigned long status_addr; /*  read: status  */
75 unsigned long command_addr; /* write: command */
76 };
77
78 unsigned long ctl_addr;
79
80 unsigned long irq_addr;
81 };
82
83 #define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
84
85 #define BAD_R_STAT (ATA_BUSY | ATA_ERR)
86 #define BAD_W_STAT (BAD_R_STAT | ATA_DF)
87 #define BAD_STAT (BAD_R_STAT | ATA_DRQ)
88 #define DRIVE_READY (ATA_DRDY | ATA_DSC)
89
90 #define BAD_CRC (ATA_ABORTED | ATA_ICRC)
91
92 #define SATA_NR_PORTS (3) /* 16 possible ?? */
93
94 #define SATA_STATUS_OFFSET (0)
95 #define SATA_ERROR_OFFSET (1)
96 #define SATA_CONTROL_OFFSET (2)
97
98 /*
99 * Our Physical Region Descriptor (PRD) table should be large enough
100 * to handle the biggest I/O request we are likely to see. Since requests
101 * can have no more than 256 sectors, and since the typical blocksize is
102 * two or more sectors, we could get by with a limit of 128 entries here for
103 * the usual worst case. Most requests seem to include some contiguous blocks,
104 * further reducing the number of table entries required.
105 *
106 * The driver reverts to PIO mode for individual requests that exceed
107 * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
108 * 100% of all crazy scenarios here is not necessary.
109 *
110 * As it turns out though, we must allocate a full 4KB page for this,
111 * so the two PRD tables (ide0 & ide1) will each get half of that,
112 * allowing each to have about 256 entries (8 bytes each) from this.
113 */
114 #define PRD_BYTES 8
115 #define PRD_ENTRIES 256
116
117 /*
118 * Some more useful definitions
119 */
120 #define PARTN_BITS 6 /* number of minor dev bits for partitions */
121 #define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
122 #define SECTOR_SIZE 512
123
124 /*
125 * Timeouts for various operations:
126 */
127 enum {
128 /* spec allows up to 20ms */
129 WAIT_DRQ = HZ / 10, /* 100ms */
130 /* some laptops are very slow */
131 WAIT_READY = 5 * HZ, /* 5s */
132 /* should be less than 3ms (?), if all ATAPI CD is closed at boot */
133 WAIT_PIDENTIFY = 10 * HZ, /* 10s */
134 /* worst case when spinning up */
135 WAIT_WORSTCASE = 30 * HZ, /* 30s */
136 /* maximum wait for an IRQ to happen */
137 WAIT_CMD = 10 * HZ, /* 10s */
138 /* Some drives require a longer IRQ timeout. */
139 WAIT_FLOPPY_CMD = 50 * HZ, /* 50s */
140 /*
141 * Some drives (for example, Seagate STT3401A Travan) require a very
142 * long timeout, because they don't return an interrupt or clear their
143 * BSY bit until after the command completes (even retension commands).
144 */
145 WAIT_TAPE_CMD = 900 * HZ, /* 900s */
146 /* minimum sleep time */
147 WAIT_MIN_SLEEP = HZ / 50, /* 20ms */
148 };
149
150 /*
151 * Op codes for special requests to be handled by ide_special_rq().
152 * Values should be in the range of 0x20 to 0x3f.
153 */
154 #define REQ_DRIVE_RESET 0x20
155 #define REQ_DEVSET_EXEC 0x21
156 #define REQ_PARK_HEADS 0x22
157 #define REQ_UNPARK_HEADS 0x23
158
159 /*
160 * hwif_chipset_t is used to keep track of the specific hardware
161 * chipset used by each IDE interface, if known.
162 */
163 enum { ide_unknown, ide_generic, ide_pci,
164 ide_cmd640, ide_dtc2278, ide_ali14xx,
165 ide_qd65xx, ide_umc8672, ide_ht6560b,
166 ide_4drives, ide_pmac, ide_acorn,
167 ide_au1xxx, ide_palm3710
168 };
169
170 typedef u8 hwif_chipset_t;
171
172 /*
173 * Structure to hold all information about the location of this port
174 */
175 struct ide_hw {
176 union {
177 struct ide_io_ports io_ports;
178 unsigned long io_ports_array[IDE_NR_PORTS];
179 };
180
181 int irq; /* our irq number */
182 struct device *dev, *parent;
183 unsigned long config;
184 };
185
186 static inline void ide_std_init_ports(struct ide_hw *hw,
187 unsigned long io_addr,
188 unsigned long ctl_addr)
189 {
190 unsigned int i;
191
192 for (i = 0; i <= 7; i++)
193 hw->io_ports_array[i] = io_addr++;
194
195 hw->io_ports.ctl_addr = ctl_addr;
196 }
197
198 #define MAX_HWIFS 10
199
200 /*
201 * Now for the data we need to maintain per-drive: ide_drive_t
202 */
203
204 #define ide_scsi 0x21
205 #define ide_disk 0x20
206 #define ide_optical 0x7
207 #define ide_cdrom 0x5
208 #define ide_tape 0x1
209 #define ide_floppy 0x0
210
211 /*
212 * Special Driver Flags
213 */
214 enum {
215 IDE_SFLAG_SET_GEOMETRY = (1 << 0),
216 IDE_SFLAG_RECALIBRATE = (1 << 1),
217 IDE_SFLAG_SET_MULTMODE = (1 << 2),
218 };
219
220 /*
221 * Status returned from various ide_ functions
222 */
223 typedef enum {
224 ide_stopped, /* no drive operation was started */
225 ide_started, /* a drive operation was started, handler was set */
226 } ide_startstop_t;
227
228 enum {
229 IDE_VALID_ERROR = (1 << 1),
230 IDE_VALID_FEATURE = IDE_VALID_ERROR,
231 IDE_VALID_NSECT = (1 << 2),
232 IDE_VALID_LBAL = (1 << 3),
233 IDE_VALID_LBAM = (1 << 4),
234 IDE_VALID_LBAH = (1 << 5),
235 IDE_VALID_DEVICE = (1 << 6),
236 IDE_VALID_LBA = IDE_VALID_LBAL |
237 IDE_VALID_LBAM |
238 IDE_VALID_LBAH,
239 IDE_VALID_OUT_TF = IDE_VALID_FEATURE |
240 IDE_VALID_NSECT |
241 IDE_VALID_LBA,
242 IDE_VALID_IN_TF = IDE_VALID_NSECT |
243 IDE_VALID_LBA,
244 IDE_VALID_OUT_HOB = IDE_VALID_OUT_TF,
245 IDE_VALID_IN_HOB = IDE_VALID_ERROR |
246 IDE_VALID_NSECT |
247 IDE_VALID_LBA,
248 };
249
250 enum {
251 IDE_TFLAG_LBA48 = (1 << 0),
252 IDE_TFLAG_WRITE = (1 << 1),
253 IDE_TFLAG_CUSTOM_HANDLER = (1 << 2),
254 IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 3),
255 /* force 16-bit I/O operations */
256 IDE_TFLAG_IO_16BIT = (1 << 4),
257 /* struct ide_cmd was allocated using kmalloc() */
258 IDE_TFLAG_DYN = (1 << 5),
259 IDE_TFLAG_FS = (1 << 6),
260 IDE_TFLAG_MULTI_PIO = (1 << 7),
261 IDE_TFLAG_SET_XFER = (1 << 8),
262 };
263
264 enum {
265 IDE_FTFLAG_FLAGGED = (1 << 0),
266 IDE_FTFLAG_SET_IN_FLAGS = (1 << 1),
267 IDE_FTFLAG_OUT_DATA = (1 << 2),
268 IDE_FTFLAG_IN_DATA = (1 << 3),
269 };
270
271 struct ide_taskfile {
272 u8 data; /* 0: data byte (for TASKFILE ioctl) */
273 union { /* 1: */
274 u8 error; /* read: error */
275 u8 feature; /* write: feature */
276 };
277 u8 nsect; /* 2: number of sectors */
278 u8 lbal; /* 3: LBA low */
279 u8 lbam; /* 4: LBA mid */
280 u8 lbah; /* 5: LBA high */
281 u8 device; /* 6: device select */
282 union { /* 7: */
283 u8 status; /* read: status */
284 u8 command; /* write: command */
285 };
286 };
287
288 struct ide_cmd {
289 struct ide_taskfile tf;
290 struct ide_taskfile hob;
291 struct {
292 struct {
293 u8 tf;
294 u8 hob;
295 } out, in;
296 } valid;
297
298 u16 tf_flags;
299 u8 ftf_flags; /* for TASKFILE ioctl */
300 int protocol;
301
302 int sg_nents; /* number of sg entries */
303 int orig_sg_nents;
304 int sg_dma_direction; /* DMA transfer direction */
305
306 unsigned int nbytes;
307 unsigned int nleft;
308 unsigned int last_xfer_len;
309
310 struct scatterlist *cursg;
311 unsigned int cursg_ofs;
312
313 struct request *rq; /* copy of request */
314 };
315
316 /* ATAPI packet command flags */
317 enum {
318 /* set when an error is considered normal - no retry (ide-tape) */
319 PC_FLAG_ABORT = (1 << 0),
320 PC_FLAG_SUPPRESS_ERROR = (1 << 1),
321 PC_FLAG_WAIT_FOR_DSC = (1 << 2),
322 PC_FLAG_DMA_OK = (1 << 3),
323 PC_FLAG_DMA_IN_PROGRESS = (1 << 4),
324 PC_FLAG_DMA_ERROR = (1 << 5),
325 PC_FLAG_WRITING = (1 << 6),
326 };
327
328 #define ATAPI_WAIT_PC (60 * HZ)
329
330 struct ide_atapi_pc {
331 /* actual packet bytes */
332 u8 c[12];
333 /* incremented on each retry */
334 int retries;
335 int error;
336
337 /* bytes to transfer */
338 int req_xfer;
339
340 /* the corresponding request */
341 struct request *rq;
342
343 unsigned long flags;
344
345 /*
346 * those are more or less driver-specific and some of them are subject
347 * to change/removal later.
348 */
349 unsigned long timeout;
350 };
351
352 struct ide_devset;
353 struct ide_driver;
354
355 #ifdef CONFIG_BLK_DEV_IDEACPI
356 struct ide_acpi_drive_link;
357 struct ide_acpi_hwif_link;
358 #endif
359
360 struct ide_drive_s;
361
362 struct ide_disk_ops {
363 int (*check)(struct ide_drive_s *, const char *);
364 int (*get_capacity)(struct ide_drive_s *);
365 u64 (*set_capacity)(struct ide_drive_s *, u64);
366 void (*setup)(struct ide_drive_s *);
367 void (*flush)(struct ide_drive_s *);
368 int (*init_media)(struct ide_drive_s *, struct gendisk *);
369 int (*set_doorlock)(struct ide_drive_s *, struct gendisk *,
370 int);
371 ide_startstop_t (*do_request)(struct ide_drive_s *, struct request *,
372 sector_t);
373 int (*ioctl)(struct ide_drive_s *, struct block_device *,
374 fmode_t, unsigned int, unsigned long);
375 };
376
377 /* ATAPI device flags */
378 enum {
379 IDE_AFLAG_DRQ_INTERRUPT = (1 << 0),
380
381 /* ide-cd */
382 /* Drive cannot eject the disc. */
383 IDE_AFLAG_NO_EJECT = (1 << 1),
384 /* Drive is a pre ATAPI 1.2 drive. */
385 IDE_AFLAG_PRE_ATAPI12 = (1 << 2),
386 /* TOC addresses are in BCD. */
387 IDE_AFLAG_TOCADDR_AS_BCD = (1 << 3),
388 /* TOC track numbers are in BCD. */
389 IDE_AFLAG_TOCTRACKS_AS_BCD = (1 << 4),
390 /* Saved TOC information is current. */
391 IDE_AFLAG_TOC_VALID = (1 << 6),
392 /* We think that the drive door is locked. */
393 IDE_AFLAG_DOOR_LOCKED = (1 << 7),
394 /* SET_CD_SPEED command is unsupported. */
395 IDE_AFLAG_NO_SPEED_SELECT = (1 << 8),
396 IDE_AFLAG_VERTOS_300_SSD = (1 << 9),
397 IDE_AFLAG_VERTOS_600_ESD = (1 << 10),
398 IDE_AFLAG_SANYO_3CD = (1 << 11),
399 IDE_AFLAG_FULL_CAPS_PAGE = (1 << 12),
400 IDE_AFLAG_PLAY_AUDIO_OK = (1 << 13),
401 IDE_AFLAG_LE_SPEED_FIELDS = (1 << 14),
402
403 /* ide-floppy */
404 /* Avoid commands not supported in Clik drive */
405 IDE_AFLAG_CLIK_DRIVE = (1 << 15),
406 /* Requires BH algorithm for packets */
407 IDE_AFLAG_ZIP_DRIVE = (1 << 16),
408 /* Supports format progress report */
409 IDE_AFLAG_SRFP = (1 << 17),
410
411 /* ide-tape */
412 IDE_AFLAG_IGNORE_DSC = (1 << 18),
413 /* 0 When the tape position is unknown */
414 IDE_AFLAG_ADDRESS_VALID = (1 << 19),
415 /* Device already opened */
416 IDE_AFLAG_BUSY = (1 << 20),
417 /* Attempt to auto-detect the current user block size */
418 IDE_AFLAG_DETECT_BS = (1 << 21),
419 /* Currently on a filemark */
420 IDE_AFLAG_FILEMARK = (1 << 22),
421 /* 0 = no tape is loaded, so we don't rewind after ejecting */
422 IDE_AFLAG_MEDIUM_PRESENT = (1 << 23),
423
424 IDE_AFLAG_NO_AUTOCLOSE = (1 << 24),
425 };
426
427 /* device flags */
428 enum {
429 /* restore settings after device reset */
430 IDE_DFLAG_KEEP_SETTINGS = (1 << 0),
431 /* device is using DMA for read/write */
432 IDE_DFLAG_USING_DMA = (1 << 1),
433 /* okay to unmask other IRQs */
434 IDE_DFLAG_UNMASK = (1 << 2),
435 /* don't attempt flushes */
436 IDE_DFLAG_NOFLUSH = (1 << 3),
437 /* DSC overlap */
438 IDE_DFLAG_DSC_OVERLAP = (1 << 4),
439 /* give potential excess bandwidth */
440 IDE_DFLAG_NICE1 = (1 << 5),
441 /* device is physically present */
442 IDE_DFLAG_PRESENT = (1 << 6),
443 /* disable Host Protected Area */
444 IDE_DFLAG_NOHPA = (1 << 7),
445 /* id read from device (synthetic if not set) */
446 IDE_DFLAG_ID_READ = (1 << 8),
447 IDE_DFLAG_NOPROBE = (1 << 9),
448 /* need to do check_media_change() */
449 IDE_DFLAG_REMOVABLE = (1 << 10),
450 /* needed for removable devices */
451 IDE_DFLAG_ATTACH = (1 << 11),
452 IDE_DFLAG_FORCED_GEOM = (1 << 12),
453 /* disallow setting unmask bit */
454 IDE_DFLAG_NO_UNMASK = (1 << 13),
455 /* disallow enabling 32-bit I/O */
456 IDE_DFLAG_NO_IO_32BIT = (1 << 14),
457 /* for removable only: door lock/unlock works */
458 IDE_DFLAG_DOORLOCKING = (1 << 15),
459 /* disallow DMA */
460 IDE_DFLAG_NODMA = (1 << 16),
461 /* powermanagment told us not to do anything, so sleep nicely */
462 IDE_DFLAG_BLOCKED = (1 << 17),
463 /* sleeping & sleep field valid */
464 IDE_DFLAG_SLEEPING = (1 << 18),
465 IDE_DFLAG_POST_RESET = (1 << 19),
466 IDE_DFLAG_UDMA33_WARNED = (1 << 20),
467 IDE_DFLAG_LBA48 = (1 << 21),
468 /* status of write cache */
469 IDE_DFLAG_WCACHE = (1 << 22),
470 /* used for ignoring ATA_DF */
471 IDE_DFLAG_NOWERR = (1 << 23),
472 /* retrying in PIO */
473 IDE_DFLAG_DMA_PIO_RETRY = (1 << 24),
474 IDE_DFLAG_LBA = (1 << 25),
475 /* don't unload heads */
476 IDE_DFLAG_NO_UNLOAD = (1 << 26),
477 /* heads unloaded, please don't reset port */
478 IDE_DFLAG_PARKED = (1 << 27),
479 IDE_DFLAG_MEDIA_CHANGED = (1 << 28),
480 /* write protect */
481 IDE_DFLAG_WP = (1 << 29),
482 IDE_DFLAG_FORMAT_IN_PROGRESS = (1 << 30),
483 IDE_DFLAG_NIEN_QUIRK = (1 << 31),
484 };
485
486 struct ide_drive_s {
487 char name[4]; /* drive name, such as "hda" */
488 char driver_req[10]; /* requests specific driver */
489
490 struct request_queue *queue; /* request queue */
491
492 struct request *rq; /* current request */
493 void *driver_data; /* extra driver data */
494 u16 *id; /* identification info */
495 #ifdef CONFIG_IDE_PROC_FS
496 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
497 const struct ide_proc_devset *settings; /* /proc/ide/ drive settings */
498 #endif
499 struct hwif_s *hwif; /* actually (ide_hwif_t *) */
500
501 const struct ide_disk_ops *disk_ops;
502
503 unsigned long dev_flags;
504
505 unsigned long sleep; /* sleep until this time */
506 unsigned long timeout; /* max time to wait for irq */
507
508 u8 special_flags; /* special action flags */
509
510 u8 select; /* basic drive/head select reg value */
511 u8 retry_pio; /* retrying dma capable host in pio */
512 u8 waiting_for_dma; /* dma currently in progress */
513 u8 dma; /* atapi dma flag */
514
515 u8 init_speed; /* transfer rate set at boot */
516 u8 current_speed; /* current transfer rate set */
517 u8 desired_speed; /* desired transfer rate set */
518 u8 dn; /* now wide spread use */
519 u8 acoustic; /* acoustic management */
520 u8 media; /* disk, cdrom, tape, floppy, ... */
521 u8 ready_stat; /* min status value for drive ready */
522 u8 mult_count; /* current multiple sector setting */
523 u8 mult_req; /* requested multiple sector setting */
524 u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
525 u8 bad_wstat; /* used for ignoring ATA_DF */
526 u8 head; /* "real" number of heads */
527 u8 sect; /* "real" sectors per track */
528 u8 bios_head; /* BIOS/fdisk/LILO number of heads */
529 u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
530
531 /* delay this long before sending packet command */
532 u8 pc_delay;
533
534 unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
535 unsigned int cyl; /* "real" number of cyls */
536 void *drive_data; /* used by set_pio_mode/dev_select() */
537 unsigned int failures; /* current failure count */
538 unsigned int max_failures; /* maximum allowed failure count */
539 u64 probed_capacity;/* initial/native media capacity */
540 u64 capacity64; /* total number of sectors */
541
542 int lun; /* logical unit */
543 int crc_count; /* crc counter to reduce drive speed */
544
545 unsigned long debug_mask; /* debugging levels switch */
546
547 #ifdef CONFIG_BLK_DEV_IDEACPI
548 struct ide_acpi_drive_link *acpidata;
549 #endif
550 struct list_head list;
551 struct device gendev;
552 struct completion gendev_rel_comp; /* to deal with device release() */
553
554 /* current packet command */
555 struct ide_atapi_pc *pc;
556
557 /* last failed packet command */
558 struct ide_atapi_pc *failed_pc;
559
560 /* callback for packet commands */
561 int (*pc_callback)(struct ide_drive_s *, int);
562
563 ide_startstop_t (*irq_handler)(struct ide_drive_s *);
564
565 unsigned long atapi_flags;
566
567 struct ide_atapi_pc request_sense_pc;
568
569 /* current sense rq and buffer */
570 bool sense_rq_armed;
571 struct request sense_rq;
572 struct request_sense sense_data;
573 };
574
575 typedef struct ide_drive_s ide_drive_t;
576
577 #define to_ide_device(dev) container_of(dev, ide_drive_t, gendev)
578
579 #define to_ide_drv(obj, cont_type) \
580 container_of(obj, struct cont_type, dev)
581
582 #define ide_drv_g(disk, cont_type) \
583 container_of((disk)->private_data, struct cont_type, driver)
584
585 struct ide_port_info;
586
587 struct ide_tp_ops {
588 void (*exec_command)(struct hwif_s *, u8);
589 u8 (*read_status)(struct hwif_s *);
590 u8 (*read_altstatus)(struct hwif_s *);
591 void (*write_devctl)(struct hwif_s *, u8);
592
593 void (*dev_select)(ide_drive_t *);
594 void (*tf_load)(ide_drive_t *, struct ide_taskfile *, u8);
595 void (*tf_read)(ide_drive_t *, struct ide_taskfile *, u8);
596
597 void (*input_data)(ide_drive_t *, struct ide_cmd *,
598 void *, unsigned int);
599 void (*output_data)(ide_drive_t *, struct ide_cmd *,
600 void *, unsigned int);
601 };
602
603 extern const struct ide_tp_ops default_tp_ops;
604
605 /**
606 * struct ide_port_ops - IDE port operations
607 *
608 * @init_dev: host specific initialization of a device
609 * @set_pio_mode: routine to program host for PIO mode
610 * @set_dma_mode: routine to program host for DMA mode
611 * @reset_poll: chipset polling based on hba specifics
612 * @pre_reset: chipset specific changes to default for device-hba resets
613 * @resetproc: routine to reset controller after a disk reset
614 * @maskproc: special host masking for drive selection
615 * @quirkproc: check host's drive quirk list
616 * @clear_irq: clear IRQ
617 *
618 * @mdma_filter: filter MDMA modes
619 * @udma_filter: filter UDMA modes
620 *
621 * @cable_detect: detect cable type
622 */
623 struct ide_port_ops {
624 void (*init_dev)(ide_drive_t *);
625 void (*set_pio_mode)(ide_drive_t *, const u8);
626 void (*set_dma_mode)(ide_drive_t *, const u8);
627 int (*reset_poll)(ide_drive_t *);
628 void (*pre_reset)(ide_drive_t *);
629 void (*resetproc)(ide_drive_t *);
630 void (*maskproc)(ide_drive_t *, int);
631 void (*quirkproc)(ide_drive_t *);
632 void (*clear_irq)(ide_drive_t *);
633 int (*test_irq)(struct hwif_s *);
634
635 u8 (*mdma_filter)(ide_drive_t *);
636 u8 (*udma_filter)(ide_drive_t *);
637
638 u8 (*cable_detect)(struct hwif_s *);
639 };
640
641 struct ide_dma_ops {
642 void (*dma_host_set)(struct ide_drive_s *, int);
643 int (*dma_setup)(struct ide_drive_s *, struct ide_cmd *);
644 void (*dma_start)(struct ide_drive_s *);
645 int (*dma_end)(struct ide_drive_s *);
646 int (*dma_test_irq)(struct ide_drive_s *);
647 void (*dma_lost_irq)(struct ide_drive_s *);
648 /* below ones are optional */
649 int (*dma_check)(struct ide_drive_s *, struct ide_cmd *);
650 int (*dma_timer_expiry)(struct ide_drive_s *);
651 void (*dma_clear)(struct ide_drive_s *);
652 /*
653 * The following method is optional and only required to be
654 * implemented for the SFF-8038i compatible controllers.
655 */
656 u8 (*dma_sff_read_status)(struct hwif_s *);
657 };
658
659 enum {
660 IDE_PFLAG_PROBING = (1 << 0),
661 };
662
663 struct ide_host;
664
665 typedef struct hwif_s {
666 struct hwif_s *mate; /* other hwif from same PCI chip */
667 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
668
669 struct ide_host *host;
670
671 char name[6]; /* name of interface, eg. "ide0" */
672
673 struct ide_io_ports io_ports;
674
675 unsigned long sata_scr[SATA_NR_PORTS];
676
677 ide_drive_t *devices[MAX_DRIVES + 1];
678
679 unsigned long port_flags;
680
681 u8 major; /* our major number */
682 u8 index; /* 0 for ide0; 1 for ide1; ... */
683 u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
684
685 u32 host_flags;
686
687 u8 pio_mask;
688
689 u8 ultra_mask;
690 u8 mwdma_mask;
691 u8 swdma_mask;
692
693 u8 cbl; /* cable type */
694
695 hwif_chipset_t chipset; /* sub-module for tuning.. */
696
697 struct device *dev;
698
699 void (*rw_disk)(ide_drive_t *, struct request *);
700
701 const struct ide_tp_ops *tp_ops;
702 const struct ide_port_ops *port_ops;
703 const struct ide_dma_ops *dma_ops;
704
705 /* dma physical region descriptor table (cpu view) */
706 unsigned int *dmatable_cpu;
707 /* dma physical region descriptor table (dma view) */
708 dma_addr_t dmatable_dma;
709
710 /* maximum number of PRD table entries */
711 int prd_max_nents;
712 /* PRD entry size in bytes */
713 int prd_ent_size;
714
715 /* Scatter-gather list used to build the above */
716 struct scatterlist *sg_table;
717 int sg_max_nents; /* Maximum number of entries in it */
718
719 struct ide_cmd cmd; /* current command */
720
721 int rqsize; /* max sectors per request */
722 int irq; /* our irq number */
723
724 unsigned long dma_base; /* base addr for dma ports */
725
726 unsigned long config_data; /* for use by chipset-specific code */
727 unsigned long select_data; /* for use by chipset-specific code */
728
729 unsigned long extra_base; /* extra addr for dma ports */
730 unsigned extra_ports; /* number of extra dma ports */
731
732 unsigned present : 1; /* this interface exists */
733 unsigned busy : 1; /* serializes devices on a port */
734
735 struct device gendev;
736 struct device *portdev;
737
738 struct completion gendev_rel_comp; /* To deal with device release() */
739
740 void *hwif_data; /* extra hwif data */
741
742 #ifdef CONFIG_BLK_DEV_IDEACPI
743 struct ide_acpi_hwif_link *acpidata;
744 #endif
745
746 /* IRQ handler, if active */
747 ide_startstop_t (*handler)(ide_drive_t *);
748
749 /* BOOL: polling active & poll_timeout field valid */
750 unsigned int polling : 1;
751
752 /* current drive */
753 ide_drive_t *cur_dev;
754
755 /* current request */
756 struct request *rq;
757
758 /* failsafe timer */
759 struct timer_list timer;
760 /* timeout value during long polls */
761 unsigned long poll_timeout;
762 /* queried upon timeouts */
763 int (*expiry)(ide_drive_t *);
764
765 int req_gen;
766 int req_gen_timer;
767
768 spinlock_t lock;
769 } ____cacheline_internodealigned_in_smp ide_hwif_t;
770
771 #define MAX_HOST_PORTS 4
772
773 struct ide_host {
774 ide_hwif_t *ports[MAX_HOST_PORTS + 1];
775 unsigned int n_ports;
776 struct device *dev[2];
777
778 int (*init_chipset)(struct pci_dev *);
779
780 void (*get_lock)(irq_handler_t, void *);
781 void (*release_lock)(void);
782
783 irq_handler_t irq_handler;
784
785 unsigned long host_flags;
786
787 int irq_flags;
788
789 void *host_priv;
790 ide_hwif_t *cur_port; /* for hosts requiring serialization */
791
792 /* used for hosts requiring serialization */
793 volatile unsigned long host_busy;
794 };
795
796 #define IDE_HOST_BUSY 0
797
798 /*
799 * internal ide interrupt handler type
800 */
801 typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
802 typedef int (ide_expiry_t)(ide_drive_t *);
803
804 /* used by ide-cd, ide-floppy, etc. */
805 typedef void (xfer_func_t)(ide_drive_t *, struct ide_cmd *, void *, unsigned);
806
807 extern struct mutex ide_setting_mtx;
808
809 /*
810 * configurable drive settings
811 */
812
813 #define DS_SYNC (1 << 0)
814
815 struct ide_devset {
816 int (*get)(ide_drive_t *);
817 int (*set)(ide_drive_t *, int);
818 unsigned int flags;
819 };
820
821 #define __DEVSET(_flags, _get, _set) { \
822 .flags = _flags, \
823 .get = _get, \
824 .set = _set, \
825 }
826
827 #define ide_devset_get(name, field) \
828 static int get_##name(ide_drive_t *drive) \
829 { \
830 return drive->field; \
831 }
832
833 #define ide_devset_set(name, field) \
834 static int set_##name(ide_drive_t *drive, int arg) \
835 { \
836 drive->field = arg; \
837 return 0; \
838 }
839
840 #define ide_devset_get_flag(name, flag) \
841 static int get_##name(ide_drive_t *drive) \
842 { \
843 return !!(drive->dev_flags & flag); \
844 }
845
846 #define ide_devset_set_flag(name, flag) \
847 static int set_##name(ide_drive_t *drive, int arg) \
848 { \
849 if (arg) \
850 drive->dev_flags |= flag; \
851 else \
852 drive->dev_flags &= ~flag; \
853 return 0; \
854 }
855
856 #define __IDE_DEVSET(_name, _flags, _get, _set) \
857 const struct ide_devset ide_devset_##_name = \
858 __DEVSET(_flags, _get, _set)
859
860 #define IDE_DEVSET(_name, _flags, _get, _set) \
861 static __IDE_DEVSET(_name, _flags, _get, _set)
862
863 #define ide_devset_rw(_name, _func) \
864 IDE_DEVSET(_name, 0, get_##_func, set_##_func)
865
866 #define ide_devset_w(_name, _func) \
867 IDE_DEVSET(_name, 0, NULL, set_##_func)
868
869 #define ide_ext_devset_rw(_name, _func) \
870 __IDE_DEVSET(_name, 0, get_##_func, set_##_func)
871
872 #define ide_ext_devset_rw_sync(_name, _func) \
873 __IDE_DEVSET(_name, DS_SYNC, get_##_func, set_##_func)
874
875 #define ide_decl_devset(_name) \
876 extern const struct ide_devset ide_devset_##_name
877
878 ide_decl_devset(io_32bit);
879 ide_decl_devset(keepsettings);
880 ide_decl_devset(pio_mode);
881 ide_decl_devset(unmaskirq);
882 ide_decl_devset(using_dma);
883
884 #ifdef CONFIG_IDE_PROC_FS
885 /*
886 * /proc/ide interface
887 */
888
889 #define ide_devset_rw_field(_name, _field) \
890 ide_devset_get(_name, _field); \
891 ide_devset_set(_name, _field); \
892 IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
893
894 #define ide_devset_rw_flag(_name, _field) \
895 ide_devset_get_flag(_name, _field); \
896 ide_devset_set_flag(_name, _field); \
897 IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
898
899 struct ide_proc_devset {
900 const char *name;
901 const struct ide_devset *setting;
902 int min, max;
903 int (*mulf)(ide_drive_t *);
904 int (*divf)(ide_drive_t *);
905 };
906
907 #define __IDE_PROC_DEVSET(_name, _min, _max, _mulf, _divf) { \
908 .name = __stringify(_name), \
909 .setting = &ide_devset_##_name, \
910 .min = _min, \
911 .max = _max, \
912 .mulf = _mulf, \
913 .divf = _divf, \
914 }
915
916 #define IDE_PROC_DEVSET(_name, _min, _max) \
917 __IDE_PROC_DEVSET(_name, _min, _max, NULL, NULL)
918
919 typedef struct {
920 const char *name;
921 mode_t mode;
922 const struct file_operations *proc_fops;
923 } ide_proc_entry_t;
924
925 void proc_ide_create(void);
926 void proc_ide_destroy(void);
927 void ide_proc_register_port(ide_hwif_t *);
928 void ide_proc_port_register_devices(ide_hwif_t *);
929 void ide_proc_unregister_device(ide_drive_t *);
930 void ide_proc_unregister_port(ide_hwif_t *);
931 void ide_proc_register_driver(ide_drive_t *, struct ide_driver *);
932 void ide_proc_unregister_driver(ide_drive_t *, struct ide_driver *);
933
934 extern const struct file_operations ide_capacity_proc_fops;
935 extern const struct file_operations ide_geometry_proc_fops;
936 #else
937 static inline void proc_ide_create(void) { ; }
938 static inline void proc_ide_destroy(void) { ; }
939 static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
940 static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
941 static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; }
942 static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
943 static inline void ide_proc_register_driver(ide_drive_t *drive,
944 struct ide_driver *driver) { ; }
945 static inline void ide_proc_unregister_driver(ide_drive_t *drive,
946 struct ide_driver *driver) { ; }
947 #endif
948
949 enum {
950 /* enter/exit functions */
951 IDE_DBG_FUNC = (1 << 0),
952 /* sense key/asc handling */
953 IDE_DBG_SENSE = (1 << 1),
954 /* packet commands handling */
955 IDE_DBG_PC = (1 << 2),
956 /* request handling */
957 IDE_DBG_RQ = (1 << 3),
958 /* driver probing/setup */
959 IDE_DBG_PROBE = (1 << 4),
960 };
961
962 /* DRV_NAME has to be defined in the driver before using the macro below */
963 #define __ide_debug_log(lvl, fmt, args...) \
964 { \
965 if (unlikely(drive->debug_mask & lvl)) \
966 printk(KERN_INFO DRV_NAME ": %s: " fmt "\n", \
967 __func__, ## args); \
968 }
969
970 /*
971 * Power Management state machine (rq->pm->pm_step).
972 *
973 * For each step, the core calls ide_start_power_step() first.
974 * This can return:
975 * - ide_stopped : In this case, the core calls us back again unless
976 * step have been set to ide_power_state_completed.
977 * - ide_started : In this case, the channel is left busy until an
978 * async event (interrupt) occurs.
979 * Typically, ide_start_power_step() will issue a taskfile request with
980 * do_rw_taskfile().
981 *
982 * Upon reception of the interrupt, the core will call ide_complete_power_step()
983 * with the error code if any. This routine should update the step value
984 * and return. It should not start a new request. The core will call
985 * ide_start_power_step() for the new step value, unless step have been
986 * set to IDE_PM_COMPLETED.
987 */
988 enum {
989 IDE_PM_START_SUSPEND,
990 IDE_PM_FLUSH_CACHE = IDE_PM_START_SUSPEND,
991 IDE_PM_STANDBY,
992
993 IDE_PM_START_RESUME,
994 IDE_PM_RESTORE_PIO = IDE_PM_START_RESUME,
995 IDE_PM_IDLE,
996 IDE_PM_RESTORE_DMA,
997
998 IDE_PM_COMPLETED,
999 };
1000
1001 int generic_ide_suspend(struct device *, pm_message_t);
1002 int generic_ide_resume(struct device *);
1003
1004 void ide_complete_power_step(ide_drive_t *, struct request *);
1005 ide_startstop_t ide_start_power_step(ide_drive_t *, struct request *);
1006 void ide_complete_pm_rq(ide_drive_t *, struct request *);
1007 void ide_check_pm_state(ide_drive_t *, struct request *);
1008
1009 /*
1010 * Subdrivers support.
1011 *
1012 * The gendriver.owner field should be set to the module owner of this driver.
1013 * The gendriver.name field should be set to the name of this driver
1014 */
1015 struct ide_driver {
1016 const char *version;
1017 ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
1018 struct device_driver gen_driver;
1019 int (*probe)(ide_drive_t *);
1020 void (*remove)(ide_drive_t *);
1021 void (*resume)(ide_drive_t *);
1022 void (*shutdown)(ide_drive_t *);
1023 #ifdef CONFIG_IDE_PROC_FS
1024 ide_proc_entry_t * (*proc_entries)(ide_drive_t *);
1025 const struct ide_proc_devset * (*proc_devsets)(ide_drive_t *);
1026 #endif
1027 };
1028
1029 #define to_ide_driver(drv) container_of(drv, struct ide_driver, gen_driver)
1030
1031 int ide_device_get(ide_drive_t *);
1032 void ide_device_put(ide_drive_t *);
1033
1034 struct ide_ioctl_devset {
1035 unsigned int get_ioctl;
1036 unsigned int set_ioctl;
1037 const struct ide_devset *setting;
1038 };
1039
1040 int ide_setting_ioctl(ide_drive_t *, struct block_device *, unsigned int,
1041 unsigned long, const struct ide_ioctl_devset *);
1042
1043 int generic_ide_ioctl(ide_drive_t *, struct block_device *, unsigned, unsigned long);
1044
1045 extern int ide_vlb_clk;
1046 extern int ide_pci_clk;
1047
1048 int ide_end_rq(ide_drive_t *, struct request *, int, unsigned int);
1049 void ide_kill_rq(ide_drive_t *, struct request *);
1050
1051 void __ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int);
1052 void ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int);
1053
1054 void ide_execute_command(ide_drive_t *, struct ide_cmd *, ide_handler_t *,
1055 unsigned int);
1056
1057 void ide_pad_transfer(ide_drive_t *, int, int);
1058
1059 ide_startstop_t ide_error(ide_drive_t *, const char *, u8);
1060
1061 void ide_fix_driveid(u16 *);
1062
1063 extern void ide_fixstring(u8 *, const int, const int);
1064
1065 int ide_busy_sleep(ide_drive_t *, unsigned long, int);
1066
1067 int __ide_wait_stat(ide_drive_t *, u8, u8, unsigned long, u8 *);
1068 int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
1069
1070 ide_startstop_t ide_do_park_unpark(ide_drive_t *, struct request *);
1071 ide_startstop_t ide_do_devset(ide_drive_t *, struct request *);
1072
1073 extern ide_startstop_t ide_do_reset (ide_drive_t *);
1074
1075 extern int ide_devset_execute(ide_drive_t *drive,
1076 const struct ide_devset *setting, int arg);
1077
1078 void ide_complete_cmd(ide_drive_t *, struct ide_cmd *, u8, u8);
1079 int ide_complete_rq(ide_drive_t *, int, unsigned int);
1080
1081 void ide_tf_readback(ide_drive_t *drive, struct ide_cmd *cmd);
1082 void ide_tf_dump(const char *, struct ide_cmd *);
1083
1084 void ide_exec_command(ide_hwif_t *, u8);
1085 u8 ide_read_status(ide_hwif_t *);
1086 u8 ide_read_altstatus(ide_hwif_t *);
1087 void ide_write_devctl(ide_hwif_t *, u8);
1088
1089 void ide_dev_select(ide_drive_t *);
1090 void ide_tf_load(ide_drive_t *, struct ide_taskfile *, u8);
1091 void ide_tf_read(ide_drive_t *, struct ide_taskfile *, u8);
1092
1093 void ide_input_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int);
1094 void ide_output_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int);
1095
1096 void SELECT_MASK(ide_drive_t *, int);
1097
1098 u8 ide_read_error(ide_drive_t *);
1099 void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *);
1100
1101 int ide_check_ireason(ide_drive_t *, struct request *, int, int, int);
1102
1103 int ide_check_atapi_device(ide_drive_t *, const char *);
1104
1105 void ide_init_pc(struct ide_atapi_pc *);
1106
1107 /* Disk head parking */
1108 extern wait_queue_head_t ide_park_wq;
1109 ssize_t ide_park_show(struct device *dev, struct device_attribute *attr,
1110 char *buf);
1111 ssize_t ide_park_store(struct device *dev, struct device_attribute *attr,
1112 const char *buf, size_t len);
1113
1114 /*
1115 * Special requests for ide-tape block device strategy routine.
1116 *
1117 * In order to service a character device command, we add special requests to
1118 * the tail of our block device request queue and wait for their completion.
1119 */
1120 enum {
1121 REQ_IDETAPE_PC1 = (1 << 0), /* packet command (first stage) */
1122 REQ_IDETAPE_PC2 = (1 << 1), /* packet command (second stage) */
1123 REQ_IDETAPE_READ = (1 << 2),
1124 REQ_IDETAPE_WRITE = (1 << 3),
1125 };
1126
1127 int ide_queue_pc_tail(ide_drive_t *, struct gendisk *, struct ide_atapi_pc *,
1128 void *, unsigned int);
1129
1130 int ide_do_test_unit_ready(ide_drive_t *, struct gendisk *);
1131 int ide_do_start_stop(ide_drive_t *, struct gendisk *, int);
1132 int ide_set_media_lock(ide_drive_t *, struct gendisk *, int);
1133 void ide_create_request_sense_cmd(ide_drive_t *, struct ide_atapi_pc *);
1134 void ide_retry_pc(ide_drive_t *drive);
1135
1136 void ide_prep_sense(ide_drive_t *drive, struct request *rq);
1137 int ide_queue_sense_rq(ide_drive_t *drive, void *special);
1138
1139 int ide_cd_expiry(ide_drive_t *);
1140
1141 int ide_cd_get_xferlen(struct request *);
1142
1143 ide_startstop_t ide_issue_pc(ide_drive_t *, struct ide_cmd *);
1144
1145 ide_startstop_t do_rw_taskfile(ide_drive_t *, struct ide_cmd *);
1146
1147 void ide_pio_bytes(ide_drive_t *, struct ide_cmd *, unsigned int, unsigned int);
1148
1149 void ide_finish_cmd(ide_drive_t *, struct ide_cmd *, u8);
1150
1151 int ide_raw_taskfile(ide_drive_t *, struct ide_cmd *, u8 *, u16);
1152 int ide_no_data_taskfile(ide_drive_t *, struct ide_cmd *);
1153
1154 int ide_taskfile_ioctl(ide_drive_t *, unsigned long);
1155
1156 int ide_dev_read_id(ide_drive_t *, u8, u16 *, int);
1157
1158 extern int ide_driveid_update(ide_drive_t *);
1159 extern int ide_config_drive_speed(ide_drive_t *, u8);
1160 extern u8 eighty_ninty_three (ide_drive_t *);
1161 extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
1162
1163 extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
1164
1165 extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
1166
1167 extern void ide_timer_expiry(unsigned long);
1168 extern irqreturn_t ide_intr(int irq, void *dev_id);
1169 extern void do_ide_request(struct request_queue *);
1170
1171 void ide_init_disk(struct gendisk *, ide_drive_t *);
1172
1173 #ifdef CONFIG_IDEPCI_PCIBUS_ORDER
1174 extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
1175 #define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
1176 #else
1177 #define ide_pci_register_driver(d) pci_register_driver(d)
1178 #endif
1179
1180 static inline int ide_pci_is_in_compatibility_mode(struct pci_dev *dev)
1181 {
1182 if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE && (dev->class & 5) != 5)
1183 return 1;
1184 return 0;
1185 }
1186
1187 void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *,
1188 struct ide_hw *, struct ide_hw **);
1189 void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
1190
1191 #ifdef CONFIG_BLK_DEV_IDEDMA_PCI
1192 int ide_pci_set_master(struct pci_dev *, const char *);
1193 unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *);
1194 int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *);
1195 int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
1196 #else
1197 static inline int ide_hwif_setup_dma(ide_hwif_t *hwif,
1198 const struct ide_port_info *d)
1199 {
1200 return -EINVAL;
1201 }
1202 #endif
1203
1204 struct ide_pci_enablebit {
1205 u8 reg; /* byte pci reg holding the enable-bit */
1206 u8 mask; /* mask to isolate the enable-bit */
1207 u8 val; /* value of masked reg when "enabled" */
1208 };
1209
1210 enum {
1211 /* Uses ISA control ports not PCI ones. */
1212 IDE_HFLAG_ISA_PORTS = (1 << 0),
1213 /* single port device */
1214 IDE_HFLAG_SINGLE = (1 << 1),
1215 /* don't use legacy PIO blacklist */
1216 IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
1217 /* set for the second port of QD65xx */
1218 IDE_HFLAG_QD_2ND_PORT = (1 << 3),
1219 /* use PIO8/9 for prefetch off/on */
1220 IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
1221 /* use PIO6/7 for fast-devsel off/on */
1222 IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
1223 /* use 100-102 and 200-202 PIO values to set DMA modes */
1224 IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
1225 /*
1226 * keep DMA setting when programming PIO mode, may be used only
1227 * for hosts which have separate PIO and DMA timings (ie. PMAC)
1228 */
1229 IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
1230 /* program host for the transfer mode after programming device */
1231 IDE_HFLAG_POST_SET_MODE = (1 << 8),
1232 /* don't program host/device for the transfer mode ("smart" hosts) */
1233 IDE_HFLAG_NO_SET_MODE = (1 << 9),
1234 /* trust BIOS for programming chipset/device for DMA */
1235 IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
1236 /* host is CS5510/CS5520 */
1237 IDE_HFLAG_CS5520 = (1 << 11),
1238 /* ATAPI DMA is unsupported */
1239 IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
1240 /* set if host is a "non-bootable" controller */
1241 IDE_HFLAG_NON_BOOTABLE = (1 << 13),
1242 /* host doesn't support DMA */
1243 IDE_HFLAG_NO_DMA = (1 << 14),
1244 /* check if host is PCI IDE device before allowing DMA */
1245 IDE_HFLAG_NO_AUTODMA = (1 << 15),
1246 /* host uses MMIO */
1247 IDE_HFLAG_MMIO = (1 << 16),
1248 /* no LBA48 */
1249 IDE_HFLAG_NO_LBA48 = (1 << 17),
1250 /* no LBA48 DMA */
1251 IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
1252 /* data FIFO is cleared by an error */
1253 IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
1254 /* serialize ports */
1255 IDE_HFLAG_SERIALIZE = (1 << 20),
1256 /* host is DTC2278 */
1257 IDE_HFLAG_DTC2278 = (1 << 21),
1258 /* 4 devices on a single set of I/O ports */
1259 IDE_HFLAG_4DRIVES = (1 << 22),
1260 /* host is TRM290 */
1261 IDE_HFLAG_TRM290 = (1 << 23),
1262 /* use 32-bit I/O ops */
1263 IDE_HFLAG_IO_32BIT = (1 << 24),
1264 /* unmask IRQs */
1265 IDE_HFLAG_UNMASK_IRQS = (1 << 25),
1266 IDE_HFLAG_BROKEN_ALTSTATUS = (1 << 26),
1267 /* serialize ports if DMA is possible (for sl82c105) */
1268 IDE_HFLAG_SERIALIZE_DMA = (1 << 27),
1269 /* force host out of "simplex" mode */
1270 IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
1271 /* DSC overlap is unsupported */
1272 IDE_HFLAG_NO_DSC = (1 << 29),
1273 /* never use 32-bit I/O ops */
1274 IDE_HFLAG_NO_IO_32BIT = (1 << 30),
1275 /* never unmask IRQs */
1276 IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
1277 };
1278
1279 #ifdef CONFIG_BLK_DEV_OFFBOARD
1280 # define IDE_HFLAG_OFF_BOARD 0
1281 #else
1282 # define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE
1283 #endif
1284
1285 struct ide_port_info {
1286 char *name;
1287
1288 int (*init_chipset)(struct pci_dev *);
1289
1290 void (*get_lock)(irq_handler_t, void *);
1291 void (*release_lock)(void);
1292
1293 void (*init_iops)(ide_hwif_t *);
1294 void (*init_hwif)(ide_hwif_t *);
1295 int (*init_dma)(ide_hwif_t *,
1296 const struct ide_port_info *);
1297
1298 const struct ide_tp_ops *tp_ops;
1299 const struct ide_port_ops *port_ops;
1300 const struct ide_dma_ops *dma_ops;
1301
1302 struct ide_pci_enablebit enablebits[2];
1303
1304 hwif_chipset_t chipset;
1305
1306 u16 max_sectors; /* if < than the default one */
1307
1308 u32 host_flags;
1309
1310 int irq_flags;
1311
1312 u8 pio_mask;
1313 u8 swdma_mask;
1314 u8 mwdma_mask;
1315 u8 udma_mask;
1316 };
1317
1318 int ide_pci_init_one(struct pci_dev *, const struct ide_port_info *, void *);
1319 int ide_pci_init_two(struct pci_dev *, struct pci_dev *,
1320 const struct ide_port_info *, void *);
1321 void ide_pci_remove(struct pci_dev *);
1322
1323 #ifdef CONFIG_PM
1324 int ide_pci_suspend(struct pci_dev *, pm_message_t);
1325 int ide_pci_resume(struct pci_dev *);
1326 #else
1327 #define ide_pci_suspend NULL
1328 #define ide_pci_resume NULL
1329 #endif
1330
1331 void ide_map_sg(ide_drive_t *, struct ide_cmd *);
1332 void ide_init_sg_cmd(struct ide_cmd *, unsigned int);
1333
1334 #define BAD_DMA_DRIVE 0
1335 #define GOOD_DMA_DRIVE 1
1336
1337 struct drive_list_entry {
1338 const char *id_model;
1339 const char *id_firmware;
1340 };
1341
1342 int ide_in_drive_list(u16 *, const struct drive_list_entry *);
1343
1344 #ifdef CONFIG_BLK_DEV_IDEDMA
1345 int ide_dma_good_drive(ide_drive_t *);
1346 int __ide_dma_bad_drive(ide_drive_t *);
1347
1348 u8 ide_find_dma_mode(ide_drive_t *, u8);
1349
1350 static inline u8 ide_max_dma_mode(ide_drive_t *drive)
1351 {
1352 return ide_find_dma_mode(drive, XFER_UDMA_6);
1353 }
1354
1355 void ide_dma_off_quietly(ide_drive_t *);
1356 void ide_dma_off(ide_drive_t *);
1357 void ide_dma_on(ide_drive_t *);
1358 int ide_set_dma(ide_drive_t *);
1359 void ide_check_dma_crc(ide_drive_t *);
1360 ide_startstop_t ide_dma_intr(ide_drive_t *);
1361
1362 int ide_allocate_dma_engine(ide_hwif_t *);
1363 void ide_release_dma_engine(ide_hwif_t *);
1364
1365 int ide_dma_prepare(ide_drive_t *, struct ide_cmd *);
1366 void ide_dma_unmap_sg(ide_drive_t *, struct ide_cmd *);
1367
1368 #ifdef CONFIG_BLK_DEV_IDEDMA_SFF
1369 int config_drive_for_dma(ide_drive_t *);
1370 int ide_build_dmatable(ide_drive_t *, struct ide_cmd *);
1371 void ide_dma_host_set(ide_drive_t *, int);
1372 int ide_dma_setup(ide_drive_t *, struct ide_cmd *);
1373 extern void ide_dma_start(ide_drive_t *);
1374 int ide_dma_end(ide_drive_t *);
1375 int ide_dma_test_irq(ide_drive_t *);
1376 int ide_dma_sff_timer_expiry(ide_drive_t *);
1377 u8 ide_dma_sff_read_status(ide_hwif_t *);
1378 extern const struct ide_dma_ops sff_dma_ops;
1379 #else
1380 static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; }
1381 #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
1382
1383 void ide_dma_lost_irq(ide_drive_t *);
1384 ide_startstop_t ide_dma_timeout_retry(ide_drive_t *, int);
1385
1386 #else
1387 static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
1388 static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
1389 static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
1390 static inline void ide_dma_off(ide_drive_t *drive) { ; }
1391 static inline void ide_dma_on(ide_drive_t *drive) { ; }
1392 static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
1393 static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
1394 static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
1395 static inline ide_startstop_t ide_dma_intr(ide_drive_t *drive) { return ide_stopped; }
1396 static inline ide_startstop_t ide_dma_timeout_retry(ide_drive_t *drive, int error) { return ide_stopped; }
1397 static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; }
1398 static inline int ide_dma_prepare(ide_drive_t *drive,
1399 struct ide_cmd *cmd) { return 1; }
1400 static inline void ide_dma_unmap_sg(ide_drive_t *drive,
1401 struct ide_cmd *cmd) { ; }
1402 #endif /* CONFIG_BLK_DEV_IDEDMA */
1403
1404 #ifdef CONFIG_BLK_DEV_IDEACPI
1405 int ide_acpi_init(void);
1406 bool ide_port_acpi(ide_hwif_t *hwif);
1407 extern int ide_acpi_exec_tfs(ide_drive_t *drive);
1408 extern void ide_acpi_get_timing(ide_hwif_t *hwif);
1409 extern void ide_acpi_push_timing(ide_hwif_t *hwif);
1410 void ide_acpi_init_port(ide_hwif_t *);
1411 void ide_acpi_port_init_devices(ide_hwif_t *);
1412 extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
1413 #else
1414 static inline int ide_acpi_init(void) { return 0; }
1415 static inline bool ide_port_acpi(ide_hwif_t *hwif) { return 0; }
1416 static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
1417 static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
1418 static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
1419 static inline void ide_acpi_init_port(ide_hwif_t *hwif) { ; }
1420 static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
1421 static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
1422 #endif
1423
1424 void ide_register_region(struct gendisk *);
1425 void ide_unregister_region(struct gendisk *);
1426
1427 void ide_check_nien_quirk_list(ide_drive_t *);
1428 void ide_undecoded_slave(ide_drive_t *);
1429
1430 void ide_port_apply_params(ide_hwif_t *);
1431 int ide_sysfs_register_port(ide_hwif_t *);
1432
1433 struct ide_host *ide_host_alloc(const struct ide_port_info *, struct ide_hw **,
1434 unsigned int);
1435 void ide_host_free(struct ide_host *);
1436 int ide_host_register(struct ide_host *, const struct ide_port_info *,
1437 struct ide_hw **);
1438 int ide_host_add(const struct ide_port_info *, struct ide_hw **, unsigned int,
1439 struct ide_host **);
1440 void ide_host_remove(struct ide_host *);
1441 int ide_legacy_device_add(const struct ide_port_info *, unsigned long);
1442 void ide_port_unregister_devices(ide_hwif_t *);
1443 void ide_port_scan(ide_hwif_t *);
1444
1445 static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
1446 {
1447 return hwif->hwif_data;
1448 }
1449
1450 static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
1451 {
1452 hwif->hwif_data = data;
1453 }
1454
1455 extern void ide_toggle_bounce(ide_drive_t *drive, int on);
1456
1457 u64 ide_get_lba_addr(struct ide_cmd *, int);
1458 u8 ide_dump_status(ide_drive_t *, const char *, u8);
1459
1460 struct ide_timing {
1461 u8 mode;
1462 u8 setup; /* t1 */
1463 u16 act8b; /* t2 for 8-bit io */
1464 u16 rec8b; /* t2i for 8-bit io */
1465 u16 cyc8b; /* t0 for 8-bit io */
1466 u16 active; /* t2 or tD */
1467 u16 recover; /* t2i or tK */
1468 u16 cycle; /* t0 */
1469 u16 udma; /* t2CYCTYP/2 */
1470 };
1471
1472 enum {
1473 IDE_TIMING_SETUP = (1 << 0),
1474 IDE_TIMING_ACT8B = (1 << 1),
1475 IDE_TIMING_REC8B = (1 << 2),
1476 IDE_TIMING_CYC8B = (1 << 3),
1477 IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B |
1478 IDE_TIMING_CYC8B,
1479 IDE_TIMING_ACTIVE = (1 << 4),
1480 IDE_TIMING_RECOVER = (1 << 5),
1481 IDE_TIMING_CYCLE = (1 << 6),
1482 IDE_TIMING_UDMA = (1 << 7),
1483 IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT |
1484 IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER |
1485 IDE_TIMING_CYCLE | IDE_TIMING_UDMA,
1486 };
1487
1488 struct ide_timing *ide_timing_find_mode(u8);
1489 u16 ide_pio_cycle_time(ide_drive_t *, u8);
1490 void ide_timing_merge(struct ide_timing *, struct ide_timing *,
1491 struct ide_timing *, unsigned int);
1492 int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int);
1493
1494 #ifdef CONFIG_IDE_XFER_MODE
1495 int ide_scan_pio_blacklist(char *);
1496 const char *ide_xfer_verbose(u8);
1497 u8 ide_get_best_pio_mode(ide_drive_t *, u8, u8);
1498 int ide_pio_need_iordy(ide_drive_t *, const u8);
1499 int ide_set_pio_mode(ide_drive_t *, u8);
1500 int ide_set_dma_mode(ide_drive_t *, u8);
1501 void ide_set_pio(ide_drive_t *, u8);
1502 int ide_set_xfer_rate(ide_drive_t *, u8);
1503 #else
1504 static inline void ide_set_pio(ide_drive_t *drive, u8 pio) { ; }
1505 static inline int ide_set_xfer_rate(ide_drive_t *drive, u8 rate) { return -1; }
1506 #endif
1507
1508 static inline void ide_set_max_pio(ide_drive_t *drive)
1509 {
1510 ide_set_pio(drive, 255);
1511 }
1512
1513 char *ide_media_string(ide_drive_t *);
1514
1515 extern struct device_attribute ide_dev_attrs[];
1516 extern struct bus_type ide_bus_type;
1517 extern struct class *ide_port_class;
1518
1519 static inline void ide_dump_identify(u8 *id)
1520 {
1521 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
1522 }
1523
1524 static inline int hwif_to_node(ide_hwif_t *hwif)
1525 {
1526 return hwif->dev ? dev_to_node(hwif->dev) : -1;
1527 }
1528
1529 static inline ide_drive_t *ide_get_pair_dev(ide_drive_t *drive)
1530 {
1531 ide_drive_t *peer = drive->hwif->devices[(drive->dn ^ 1) & 1];
1532
1533 return (peer->dev_flags & IDE_DFLAG_PRESENT) ? peer : NULL;
1534 }
1535
1536 static inline void *ide_get_drivedata(ide_drive_t *drive)
1537 {
1538 return drive->drive_data;
1539 }
1540
1541 static inline void ide_set_drivedata(ide_drive_t *drive, void *data)
1542 {
1543 drive->drive_data = data;
1544 }
1545
1546 #define ide_port_for_each_dev(i, dev, port) \
1547 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++)
1548
1549 #define ide_port_for_each_present_dev(i, dev, port) \
1550 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++) \
1551 if ((dev)->dev_flags & IDE_DFLAG_PRESENT)
1552
1553 #define ide_host_for_each_port(i, port, host) \
1554 for ((i) = 0; ((port) = (host)->ports[i]) || (i) < MAX_HOST_PORTS; (i)++)
1555
1556 #endif /* _IDE_H */
Linux ARM platform port for MOXA ART SoC