MOXA linux-2.6.x / linux-2.6.9-uc0 from sdlinux-moxaart.tgz
[linux-2.6.9-moxart.git] / include / asm-m68k / cacheflush.h
blob3b2e5205b50cb0431b331c329ec459d563dc6065
1 #ifndef _M68K_CACHEFLUSH_H
2 #define _M68K_CACHEFLUSH_H
4 #include <linux/mm.h>
6 /*
7 * Cache handling functions
8 */
10 #define flush_icache() \
11 ({ \
12 if (CPU_IS_040_OR_060) \
13 __asm__ __volatile__("nop\n\t" \
14 ".chip 68040\n\t" \
15 "cinva %%ic\n\t" \
16 ".chip 68k" : ); \
17 else { \
18 unsigned long _tmp; \
19 __asm__ __volatile__("movec %%cacr,%0\n\t" \
20 "orw %1,%0\n\t" \
21 "movec %0,%%cacr" \
22 : "=&d" (_tmp) \
23 : "id" (FLUSH_I)); \
24 } \
28 * invalidate the cache for the specified memory range.
29 * It starts at the physical address specified for
30 * the given number of bytes.
32 extern void cache_clear(unsigned long paddr, int len);
34 * push any dirty cache in the specified memory range.
35 * It starts at the physical address specified for
36 * the given number of bytes.
38 extern void cache_push(unsigned long paddr, int len);
41 * push and invalidate pages in the specified user virtual
42 * memory range.
44 extern void cache_push_v(unsigned long vaddr, int len);
46 /* cache code */
47 #define FLUSH_I_AND_D (0x00000808)
48 #define FLUSH_I (0x00000008)
50 /* This is needed whenever the virtual mapping of the current
51 process changes. */
52 #define __flush_cache_all() \
53 ({ \
54 if (CPU_IS_040_OR_060) \
55 __asm__ __volatile__("nop\n\t" \
56 ".chip 68040\n\t" \
57 "cpusha %dc\n\t" \
58 ".chip 68k"); \
59 else { \
60 unsigned long _tmp; \
61 __asm__ __volatile__("movec %%cacr,%0\n\t" \
62 "orw %1,%0\n\t" \
63 "movec %0,%%cacr" \
64 : "=&d" (_tmp) \
65 : "di" (FLUSH_I_AND_D)); \
66 } \
69 #define __flush_cache_030() \
70 ({ \
71 if (CPU_IS_020_OR_030) { \
72 unsigned long _tmp; \
73 __asm__ __volatile__("movec %%cacr,%0\n\t" \
74 "orw %1,%0\n\t" \
75 "movec %0,%%cacr" \
76 : "=&d" (_tmp) \
77 : "di" (FLUSH_I_AND_D)); \
78 } \
81 #define flush_cache_all() __flush_cache_all()
83 #define flush_cache_vmap(start, end) flush_cache_all()
84 #define flush_cache_vunmap(start, end) flush_cache_all()
86 static inline void flush_cache_mm(struct mm_struct *mm)
88 if (mm == current->mm)
89 __flush_cache_030();
92 /* flush_cache_range/flush_cache_page must be macros to avoid
93 a dependency on linux/mm.h, which includes this file... */
94 static inline void flush_cache_range(struct vm_area_struct *vma,
95 unsigned long start,
96 unsigned long end)
98 if (vma->vm_mm == current->mm)
99 __flush_cache_030();
102 static inline void flush_cache_page(struct vm_area_struct *vma,
103 unsigned long vmaddr)
105 if (vma->vm_mm == current->mm)
106 __flush_cache_030();
110 /* Push the page at kernel virtual address and clear the icache */
111 /* RZ: use cpush %bc instead of cpush %dc, cinv %ic */
112 static inline void __flush_page_to_ram(void *vaddr)
114 if (CPU_IS_040_OR_060) {
115 __asm__ __volatile__("nop\n\t"
116 ".chip 68040\n\t"
117 "cpushp %%bc,(%0)\n\t"
118 ".chip 68k"
119 : : "a" (__pa(vaddr)));
120 } else {
121 unsigned long _tmp;
122 __asm__ __volatile__("movec %%cacr,%0\n\t"
123 "orw %1,%0\n\t"
124 "movec %0,%%cacr"
125 : "=&d" (_tmp)
126 : "di" (FLUSH_I));
130 #define flush_dcache_page(page) __flush_page_to_ram(page_address(page))
131 #define flush_dcache_mmap_lock(mapping) do { } while (0)
132 #define flush_dcache_mmap_unlock(mapping) do { } while (0)
133 #define flush_icache_page(vma, page) __flush_page_to_ram(page_address(page))
134 #define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
136 #define copy_to_user_page(vma, page, vaddr, dst, src, len) \
137 do { \
138 flush_cache_page(vma, vaddr); \
139 memcpy(dst, src, len); \
140 } while (0)
142 #define copy_from_user_page(vma, page, vaddr, dst, src, len) \
143 do { \
144 flush_cache_page(vma, vaddr); \
145 memcpy(dst, src, len); \
146 } while (0)
148 extern void flush_icache_range(unsigned long address, unsigned long endaddr);
150 #endif /* _M68K_CACHEFLUSH_H */