?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
MIPS: SB1250: Include correct header and fix a warning
[linux-2.6/linux-mips.git] / arch / powerpc / kernel / cputable.c
blob8af4949434b2c6e17219e950395a474ab2d75405
1 /*
2 * Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
3 *
4 * Modifications for ppc64:
5 * Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; either version
10 * 2 of the License, or (at your option) any later version.
11 */
12
13 #include <linux/string.h>
14 #include <linux/sched.h>
15 #include <linux/threads.h>
16 #include <linux/init.h>
17 #include <linux/module.h>
18
19 #include <asm/oprofile_impl.h>
20 #include <asm/cputable.h>
21 #include <asm/prom.h> /* for PTRRELOC on ARCH=ppc */
22 #include <asm/mmu.h>
23
24 struct cpu_spec* cur_cpu_spec = NULL;
25 EXPORT_SYMBOL(cur_cpu_spec);
26
27 /* The platform string corresponding to the real PVR */
28 const char *powerpc_base_platform;
29
30 /* NOTE:
31 * Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
32 * the responsibility of the appropriate CPU save/restore functions to
33 * eventually copy these settings over. Those save/restore aren't yet
34 * part of the cputable though. That has to be fixed for both ppc32
35 * and ppc64
36 */
37 #ifdef CONFIG_PPC32
38 extern void __setup_cpu_e200(unsigned long offset, struct cpu_spec* spec);
39 extern void __setup_cpu_e500v1(unsigned long offset, struct cpu_spec* spec);
40 extern void __setup_cpu_e500v2(unsigned long offset, struct cpu_spec* spec);
41 extern void __setup_cpu_e500mc(unsigned long offset, struct cpu_spec* spec);
42 extern void __setup_cpu_440ep(unsigned long offset, struct cpu_spec* spec);
43 extern void __setup_cpu_440epx(unsigned long offset, struct cpu_spec* spec);
44 extern void __setup_cpu_440gx(unsigned long offset, struct cpu_spec* spec);
45 extern void __setup_cpu_440grx(unsigned long offset, struct cpu_spec* spec);
46 extern void __setup_cpu_440spe(unsigned long offset, struct cpu_spec* spec);
47 extern void __setup_cpu_440x5(unsigned long offset, struct cpu_spec* spec);
48 extern void __setup_cpu_460ex(unsigned long offset, struct cpu_spec* spec);
49 extern void __setup_cpu_460gt(unsigned long offset, struct cpu_spec* spec);
50 extern void __setup_cpu_460sx(unsigned long offset, struct cpu_spec *spec);
51 extern void __setup_cpu_603(unsigned long offset, struct cpu_spec* spec);
52 extern void __setup_cpu_604(unsigned long offset, struct cpu_spec* spec);
53 extern void __setup_cpu_750(unsigned long offset, struct cpu_spec* spec);
54 extern void __setup_cpu_750cx(unsigned long offset, struct cpu_spec* spec);
55 extern void __setup_cpu_750fx(unsigned long offset, struct cpu_spec* spec);
56 extern void __setup_cpu_7400(unsigned long offset, struct cpu_spec* spec);
57 extern void __setup_cpu_7410(unsigned long offset, struct cpu_spec* spec);
58 extern void __setup_cpu_745x(unsigned long offset, struct cpu_spec* spec);
59 #endif /* CONFIG_PPC32 */
60 #ifdef CONFIG_PPC64
61 extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
62 extern void __setup_cpu_ppc970MP(unsigned long offset, struct cpu_spec* spec);
63 extern void __setup_cpu_pa6t(unsigned long offset, struct cpu_spec* spec);
64 extern void __restore_cpu_pa6t(void);
65 extern void __restore_cpu_ppc970(void);
66 extern void __setup_cpu_power7(unsigned long offset, struct cpu_spec* spec);
67 extern void __restore_cpu_power7(void);
68 #endif /* CONFIG_PPC64 */
69
70 /* This table only contains "desktop" CPUs, it need to be filled with embedded
71 * ones as well...
72 */
73 #define COMMON_USER (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
74 PPC_FEATURE_HAS_MMU)
75 #define COMMON_USER_PPC64 (COMMON_USER | PPC_FEATURE_64)
76 #define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
77 #define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
78 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
79 #define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
80 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
81 #define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
82 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
83 PPC_FEATURE_TRUE_LE | \
84 PPC_FEATURE_PSERIES_PERFMON_COMPAT)
85 #define COMMON_USER_POWER7 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
86 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
87 PPC_FEATURE_TRUE_LE | \
88 PPC_FEATURE_PSERIES_PERFMON_COMPAT)
89 #define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
90 PPC_FEATURE_TRUE_LE | \
91 PPC_FEATURE_HAS_ALTIVEC_COMP)
92 #ifdef CONFIG_PPC_BOOK3E_64
93 #define COMMON_USER_BOOKE (COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)
94 #else
95 #define COMMON_USER_BOOKE (PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \
96 PPC_FEATURE_BOOKE)
97 #endif
98
99 static struct cpu_spec __initdata cpu_specs[] = {
100 #ifdef CONFIG_PPC_BOOK3S_64
101 { /* Power3 */
102 .pvr_mask = 0xffff0000,
103 .pvr_value = 0x00400000,
104 .cpu_name = "POWER3 (630)",
105 .cpu_features = CPU_FTRS_POWER3,
106 .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
107 .mmu_features = MMU_FTR_HPTE_TABLE,
108 .icache_bsize = 128,
109 .dcache_bsize = 128,
110 .num_pmcs = 8,
111 .pmc_type = PPC_PMC_IBM,
112 .oprofile_cpu_type = "ppc64/power3",
113 .oprofile_type = PPC_OPROFILE_RS64,
114 .machine_check = machine_check_generic,
115 .platform = "power3",
116 },
117 { /* Power3+ */
118 .pvr_mask = 0xffff0000,
119 .pvr_value = 0x00410000,
120 .cpu_name = "POWER3 (630+)",
121 .cpu_features = CPU_FTRS_POWER3,
122 .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
123 .mmu_features = MMU_FTR_HPTE_TABLE,
124 .icache_bsize = 128,
125 .dcache_bsize = 128,
126 .num_pmcs = 8,
127 .pmc_type = PPC_PMC_IBM,
128 .oprofile_cpu_type = "ppc64/power3",
129 .oprofile_type = PPC_OPROFILE_RS64,
130 .machine_check = machine_check_generic,
131 .platform = "power3",
132 },
133 { /* Northstar */
134 .pvr_mask = 0xffff0000,
135 .pvr_value = 0x00330000,
136 .cpu_name = "RS64-II (northstar)",
137 .cpu_features = CPU_FTRS_RS64,
138 .cpu_user_features = COMMON_USER_PPC64,
139 .mmu_features = MMU_FTR_HPTE_TABLE,
140 .icache_bsize = 128,
141 .dcache_bsize = 128,
142 .num_pmcs = 8,
143 .pmc_type = PPC_PMC_IBM,
144 .oprofile_cpu_type = "ppc64/rs64",
145 .oprofile_type = PPC_OPROFILE_RS64,
146 .machine_check = machine_check_generic,
147 .platform = "rs64",
148 },
149 { /* Pulsar */
150 .pvr_mask = 0xffff0000,
151 .pvr_value = 0x00340000,
152 .cpu_name = "RS64-III (pulsar)",
153 .cpu_features = CPU_FTRS_RS64,
154 .cpu_user_features = COMMON_USER_PPC64,
155 .mmu_features = MMU_FTR_HPTE_TABLE,
156 .icache_bsize = 128,
157 .dcache_bsize = 128,
158 .num_pmcs = 8,
159 .pmc_type = PPC_PMC_IBM,
160 .oprofile_cpu_type = "ppc64/rs64",
161 .oprofile_type = PPC_OPROFILE_RS64,
162 .machine_check = machine_check_generic,
163 .platform = "rs64",
164 },
165 { /* I-star */
166 .pvr_mask = 0xffff0000,
167 .pvr_value = 0x00360000,
168 .cpu_name = "RS64-III (icestar)",
169 .cpu_features = CPU_FTRS_RS64,
170 .cpu_user_features = COMMON_USER_PPC64,
171 .mmu_features = MMU_FTR_HPTE_TABLE,
172 .icache_bsize = 128,
173 .dcache_bsize = 128,
174 .num_pmcs = 8,
175 .pmc_type = PPC_PMC_IBM,
176 .oprofile_cpu_type = "ppc64/rs64",
177 .oprofile_type = PPC_OPROFILE_RS64,
178 .machine_check = machine_check_generic,
179 .platform = "rs64",
180 },
181 { /* S-star */
182 .pvr_mask = 0xffff0000,
183 .pvr_value = 0x00370000,
184 .cpu_name = "RS64-IV (sstar)",
185 .cpu_features = CPU_FTRS_RS64,
186 .cpu_user_features = COMMON_USER_PPC64,
187 .mmu_features = MMU_FTR_HPTE_TABLE,
188 .icache_bsize = 128,
189 .dcache_bsize = 128,
190 .num_pmcs = 8,
191 .pmc_type = PPC_PMC_IBM,
192 .oprofile_cpu_type = "ppc64/rs64",
193 .oprofile_type = PPC_OPROFILE_RS64,
194 .machine_check = machine_check_generic,
195 .platform = "rs64",
196 },
197 { /* Power4 */
198 .pvr_mask = 0xffff0000,
199 .pvr_value = 0x00350000,
200 .cpu_name = "POWER4 (gp)",
201 .cpu_features = CPU_FTRS_POWER4,
202 .cpu_user_features = COMMON_USER_POWER4,
203 .mmu_features = MMU_FTR_HPTE_TABLE,
204 .icache_bsize = 128,
205 .dcache_bsize = 128,
206 .num_pmcs = 8,
207 .pmc_type = PPC_PMC_IBM,
208 .oprofile_cpu_type = "ppc64/power4",
209 .oprofile_type = PPC_OPROFILE_POWER4,
210 .machine_check = machine_check_generic,
211 .platform = "power4",
212 },
213 { /* Power4+ */
214 .pvr_mask = 0xffff0000,
215 .pvr_value = 0x00380000,
216 .cpu_name = "POWER4+ (gq)",
217 .cpu_features = CPU_FTRS_POWER4,
218 .cpu_user_features = COMMON_USER_POWER4,
219 .mmu_features = MMU_FTR_HPTE_TABLE,
220 .icache_bsize = 128,
221 .dcache_bsize = 128,
222 .num_pmcs = 8,
223 .pmc_type = PPC_PMC_IBM,
224 .oprofile_cpu_type = "ppc64/power4",
225 .oprofile_type = PPC_OPROFILE_POWER4,
226 .machine_check = machine_check_generic,
227 .platform = "power4",
228 },
229 { /* PPC970 */
230 .pvr_mask = 0xffff0000,
231 .pvr_value = 0x00390000,
232 .cpu_name = "PPC970",
233 .cpu_features = CPU_FTRS_PPC970,
234 .cpu_user_features = COMMON_USER_POWER4 |
235 PPC_FEATURE_HAS_ALTIVEC_COMP,
236 .mmu_features = MMU_FTR_HPTE_TABLE,
237 .icache_bsize = 128,
238 .dcache_bsize = 128,
239 .num_pmcs = 8,
240 .pmc_type = PPC_PMC_IBM,
241 .cpu_setup = __setup_cpu_ppc970,
242 .cpu_restore = __restore_cpu_ppc970,
243 .oprofile_cpu_type = "ppc64/970",
244 .oprofile_type = PPC_OPROFILE_POWER4,
245 .machine_check = machine_check_generic,
246 .platform = "ppc970",
247 },
248 { /* PPC970FX */
249 .pvr_mask = 0xffff0000,
250 .pvr_value = 0x003c0000,
251 .cpu_name = "PPC970FX",
252 .cpu_features = CPU_FTRS_PPC970,
253 .cpu_user_features = COMMON_USER_POWER4 |
254 PPC_FEATURE_HAS_ALTIVEC_COMP,
255 .mmu_features = MMU_FTR_HPTE_TABLE,
256 .icache_bsize = 128,
257 .dcache_bsize = 128,
258 .num_pmcs = 8,
259 .pmc_type = PPC_PMC_IBM,
260 .cpu_setup = __setup_cpu_ppc970,
261 .cpu_restore = __restore_cpu_ppc970,
262 .oprofile_cpu_type = "ppc64/970",
263 .oprofile_type = PPC_OPROFILE_POWER4,
264 .machine_check = machine_check_generic,
265 .platform = "ppc970",
266 },
267 { /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
268 .pvr_mask = 0xffffffff,
269 .pvr_value = 0x00440100,
270 .cpu_name = "PPC970MP",
271 .cpu_features = CPU_FTRS_PPC970,
272 .cpu_user_features = COMMON_USER_POWER4 |
273 PPC_FEATURE_HAS_ALTIVEC_COMP,
274 .mmu_features = MMU_FTR_HPTE_TABLE,
275 .icache_bsize = 128,
276 .dcache_bsize = 128,
277 .num_pmcs = 8,
278 .pmc_type = PPC_PMC_IBM,
279 .cpu_setup = __setup_cpu_ppc970,
280 .cpu_restore = __restore_cpu_ppc970,
281 .oprofile_cpu_type = "ppc64/970MP",
282 .oprofile_type = PPC_OPROFILE_POWER4,
283 .machine_check = machine_check_generic,
284 .platform = "ppc970",
285 },
286 { /* PPC970MP */
287 .pvr_mask = 0xffff0000,
288 .pvr_value = 0x00440000,
289 .cpu_name = "PPC970MP",
290 .cpu_features = CPU_FTRS_PPC970,
291 .cpu_user_features = COMMON_USER_POWER4 |
292 PPC_FEATURE_HAS_ALTIVEC_COMP,
293 .mmu_features = MMU_FTR_HPTE_TABLE,
294 .icache_bsize = 128,
295 .dcache_bsize = 128,
296 .num_pmcs = 8,
297 .pmc_type = PPC_PMC_IBM,
298 .cpu_setup = __setup_cpu_ppc970MP,
299 .cpu_restore = __restore_cpu_ppc970,
300 .oprofile_cpu_type = "ppc64/970MP",
301 .oprofile_type = PPC_OPROFILE_POWER4,
302 .machine_check = machine_check_generic,
303 .platform = "ppc970",
304 },
305 { /* PPC970GX */
306 .pvr_mask = 0xffff0000,
307 .pvr_value = 0x00450000,
308 .cpu_name = "PPC970GX",
309 .cpu_features = CPU_FTRS_PPC970,
310 .cpu_user_features = COMMON_USER_POWER4 |
311 PPC_FEATURE_HAS_ALTIVEC_COMP,
312 .mmu_features = MMU_FTR_HPTE_TABLE,
313 .icache_bsize = 128,
314 .dcache_bsize = 128,
315 .num_pmcs = 8,
316 .pmc_type = PPC_PMC_IBM,
317 .cpu_setup = __setup_cpu_ppc970,
318 .oprofile_cpu_type = "ppc64/970",
319 .oprofile_type = PPC_OPROFILE_POWER4,
320 .machine_check = machine_check_generic,
321 .platform = "ppc970",
322 },
323 { /* Power5 GR */
324 .pvr_mask = 0xffff0000,
325 .pvr_value = 0x003a0000,
326 .cpu_name = "POWER5 (gr)",
327 .cpu_features = CPU_FTRS_POWER5,
328 .cpu_user_features = COMMON_USER_POWER5,
329 .mmu_features = MMU_FTR_HPTE_TABLE,
330 .icache_bsize = 128,
331 .dcache_bsize = 128,
332 .num_pmcs = 6,
333 .pmc_type = PPC_PMC_IBM,
334 .oprofile_cpu_type = "ppc64/power5",
335 .oprofile_type = PPC_OPROFILE_POWER4,
336 /* SIHV / SIPR bits are implemented on POWER4+ (GQ)
337 * and above but only works on POWER5 and above
338 */
339 .oprofile_mmcra_sihv = MMCRA_SIHV,
340 .oprofile_mmcra_sipr = MMCRA_SIPR,
341 .machine_check = machine_check_generic,
342 .platform = "power5",
343 },
344 { /* Power5++ */
345 .pvr_mask = 0xffffff00,
346 .pvr_value = 0x003b0300,
347 .cpu_name = "POWER5+ (gs)",
348 .cpu_features = CPU_FTRS_POWER5,
349 .cpu_user_features = COMMON_USER_POWER5_PLUS,
350 .mmu_features = MMU_FTR_HPTE_TABLE,
351 .icache_bsize = 128,
352 .dcache_bsize = 128,
353 .num_pmcs = 6,
354 .oprofile_cpu_type = "ppc64/power5++",
355 .oprofile_type = PPC_OPROFILE_POWER4,
356 .oprofile_mmcra_sihv = MMCRA_SIHV,
357 .oprofile_mmcra_sipr = MMCRA_SIPR,
358 .machine_check = machine_check_generic,
359 .platform = "power5+",
360 },
361 { /* Power5 GS */
362 .pvr_mask = 0xffff0000,
363 .pvr_value = 0x003b0000,
364 .cpu_name = "POWER5+ (gs)",
365 .cpu_features = CPU_FTRS_POWER5,
366 .cpu_user_features = COMMON_USER_POWER5_PLUS,
367 .mmu_features = MMU_FTR_HPTE_TABLE,
368 .icache_bsize = 128,
369 .dcache_bsize = 128,
370 .num_pmcs = 6,
371 .pmc_type = PPC_PMC_IBM,
372 .oprofile_cpu_type = "ppc64/power5+",
373 .oprofile_type = PPC_OPROFILE_POWER4,
374 .oprofile_mmcra_sihv = MMCRA_SIHV,
375 .oprofile_mmcra_sipr = MMCRA_SIPR,
376 .machine_check = machine_check_generic,
377 .platform = "power5+",
378 },
379 { /* POWER6 in P5+ mode; 2.04-compliant processor */
380 .pvr_mask = 0xffffffff,
381 .pvr_value = 0x0f000001,
382 .cpu_name = "POWER5+",
383 .cpu_features = CPU_FTRS_POWER5,
384 .cpu_user_features = COMMON_USER_POWER5_PLUS,
385 .mmu_features = MMU_FTR_HPTE_TABLE,
386 .icache_bsize = 128,
387 .dcache_bsize = 128,
388 .machine_check = machine_check_generic,
389 .oprofile_cpu_type = "ppc64/ibm-compat-v1",
390 .oprofile_type = PPC_OPROFILE_POWER4,
391 .platform = "power5+",
392 },
393 { /* Power6 */
394 .pvr_mask = 0xffff0000,
395 .pvr_value = 0x003e0000,
396 .cpu_name = "POWER6 (raw)",
397 .cpu_features = CPU_FTRS_POWER6,
398 .cpu_user_features = COMMON_USER_POWER6 |
399 PPC_FEATURE_POWER6_EXT,
400 .mmu_features = MMU_FTR_HPTE_TABLE,
401 .icache_bsize = 128,
402 .dcache_bsize = 128,
403 .num_pmcs = 6,
404 .pmc_type = PPC_PMC_IBM,
405 .oprofile_cpu_type = "ppc64/power6",
406 .oprofile_type = PPC_OPROFILE_POWER4,
407 .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
408 .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
409 .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
410 POWER6_MMCRA_OTHER,
411 .machine_check = machine_check_generic,
412 .platform = "power6x",
413 },
414 { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
415 .pvr_mask = 0xffffffff,
416 .pvr_value = 0x0f000002,
417 .cpu_name = "POWER6 (architected)",
418 .cpu_features = CPU_FTRS_POWER6,
419 .cpu_user_features = COMMON_USER_POWER6,
420 .mmu_features = MMU_FTR_HPTE_TABLE,
421 .icache_bsize = 128,
422 .dcache_bsize = 128,
423 .machine_check = machine_check_generic,
424 .oprofile_cpu_type = "ppc64/ibm-compat-v1",
425 .oprofile_type = PPC_OPROFILE_POWER4,
426 .platform = "power6",
427 },
428 { /* 2.06-compliant processor, i.e. Power7 "architected" mode */
429 .pvr_mask = 0xffffffff,
430 .pvr_value = 0x0f000003,
431 .cpu_name = "POWER7 (architected)",
432 .cpu_features = CPU_FTRS_POWER7,
433 .cpu_user_features = COMMON_USER_POWER7,
434 .mmu_features = MMU_FTR_HPTE_TABLE |
435 MMU_FTR_TLBIE_206,
436 .icache_bsize = 128,
437 .dcache_bsize = 128,
438 .machine_check = machine_check_generic,
439 .oprofile_type = PPC_OPROFILE_POWER4,
440 .oprofile_cpu_type = "ppc64/ibm-compat-v1",
441 .platform = "power7",
442 },
443 { /* Power7 */
444 .pvr_mask = 0xffff0000,
445 .pvr_value = 0x003f0000,
446 .cpu_name = "POWER7 (raw)",
447 .cpu_features = CPU_FTRS_POWER7,
448 .cpu_user_features = COMMON_USER_POWER7,
449 .mmu_features = MMU_FTR_HPTE_TABLE |
450 MMU_FTR_TLBIE_206,
451 .icache_bsize = 128,
452 .dcache_bsize = 128,
453 .num_pmcs = 6,
454 .pmc_type = PPC_PMC_IBM,
455 .cpu_setup = __setup_cpu_power7,
456 .cpu_restore = __restore_cpu_power7,
457 .oprofile_cpu_type = "ppc64/power7",
458 .oprofile_type = PPC_OPROFILE_POWER4,
459 .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
460 .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
461 .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
462 POWER6_MMCRA_OTHER,
463 .platform = "power7",
464 },
465 { /* Cell Broadband Engine */
466 .pvr_mask = 0xffff0000,
467 .pvr_value = 0x00700000,
468 .cpu_name = "Cell Broadband Engine",
469 .cpu_features = CPU_FTRS_CELL,
470 .cpu_user_features = COMMON_USER_PPC64 |
471 PPC_FEATURE_CELL | PPC_FEATURE_HAS_ALTIVEC_COMP |
472 PPC_FEATURE_SMT,
473 .mmu_features = MMU_FTR_HPTE_TABLE,
474 .icache_bsize = 128,
475 .dcache_bsize = 128,
476 .num_pmcs = 4,
477 .pmc_type = PPC_PMC_IBM,
478 .oprofile_cpu_type = "ppc64/cell-be",
479 .oprofile_type = PPC_OPROFILE_CELL,
480 .machine_check = machine_check_generic,
481 .platform = "ppc-cell-be",
482 },
483 { /* PA Semi PA6T */
484 .pvr_mask = 0x7fff0000,
485 .pvr_value = 0x00900000,
486 .cpu_name = "PA6T",
487 .cpu_features = CPU_FTRS_PA6T,
488 .cpu_user_features = COMMON_USER_PA6T,
489 .mmu_features = MMU_FTR_HPTE_TABLE,
490 .icache_bsize = 64,
491 .dcache_bsize = 64,
492 .num_pmcs = 6,
493 .pmc_type = PPC_PMC_PA6T,
494 .cpu_setup = __setup_cpu_pa6t,
495 .cpu_restore = __restore_cpu_pa6t,
496 .oprofile_cpu_type = "ppc64/pa6t",
497 .oprofile_type = PPC_OPROFILE_PA6T,
498 .machine_check = machine_check_generic,
499 .platform = "pa6t",
500 },
501 { /* default match */
502 .pvr_mask = 0x00000000,
503 .pvr_value = 0x00000000,
504 .cpu_name = "POWER4 (compatible)",
505 .cpu_features = CPU_FTRS_COMPATIBLE,
506 .cpu_user_features = COMMON_USER_PPC64,
507 .mmu_features = MMU_FTR_HPTE_TABLE,
508 .icache_bsize = 128,
509 .dcache_bsize = 128,
510 .num_pmcs = 6,
511 .pmc_type = PPC_PMC_IBM,
512 .machine_check = machine_check_generic,
513 .platform = "power4",
514 }
515 #endif /* CONFIG_PPC_BOOK3S_64 */
516
517 #ifdef CONFIG_PPC32
518 #if CLASSIC_PPC
519 { /* 601 */
520 .pvr_mask = 0xffff0000,
521 .pvr_value = 0x00010000,
522 .cpu_name = "601",
523 .cpu_features = CPU_FTRS_PPC601,
524 .cpu_user_features = COMMON_USER | PPC_FEATURE_601_INSTR |
525 PPC_FEATURE_UNIFIED_CACHE | PPC_FEATURE_NO_TB,
526 .mmu_features = MMU_FTR_HPTE_TABLE,
527 .icache_bsize = 32,
528 .dcache_bsize = 32,
529 .machine_check = machine_check_generic,
530 .platform = "ppc601",
531 },
532 { /* 603 */
533 .pvr_mask = 0xffff0000,
534 .pvr_value = 0x00030000,
535 .cpu_name = "603",
536 .cpu_features = CPU_FTRS_603,
537 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
538 .mmu_features = 0,
539 .icache_bsize = 32,
540 .dcache_bsize = 32,
541 .cpu_setup = __setup_cpu_603,
542 .machine_check = machine_check_generic,
543 .platform = "ppc603",
544 },
545 { /* 603e */
546 .pvr_mask = 0xffff0000,
547 .pvr_value = 0x00060000,
548 .cpu_name = "603e",
549 .cpu_features = CPU_FTRS_603,
550 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
551 .mmu_features = 0,
552 .icache_bsize = 32,
553 .dcache_bsize = 32,
554 .cpu_setup = __setup_cpu_603,
555 .machine_check = machine_check_generic,
556 .platform = "ppc603",
557 },
558 { /* 603ev */
559 .pvr_mask = 0xffff0000,
560 .pvr_value = 0x00070000,
561 .cpu_name = "603ev",
562 .cpu_features = CPU_FTRS_603,
563 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
564 .mmu_features = 0,
565 .icache_bsize = 32,
566 .dcache_bsize = 32,
567 .cpu_setup = __setup_cpu_603,
568 .machine_check = machine_check_generic,
569 .platform = "ppc603",
570 },
571 { /* 604 */
572 .pvr_mask = 0xffff0000,
573 .pvr_value = 0x00040000,
574 .cpu_name = "604",
575 .cpu_features = CPU_FTRS_604,
576 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
577 .mmu_features = MMU_FTR_HPTE_TABLE,
578 .icache_bsize = 32,
579 .dcache_bsize = 32,
580 .num_pmcs = 2,
581 .cpu_setup = __setup_cpu_604,
582 .machine_check = machine_check_generic,
583 .platform = "ppc604",
584 },
585 { /* 604e */
586 .pvr_mask = 0xfffff000,
587 .pvr_value = 0x00090000,
588 .cpu_name = "604e",
589 .cpu_features = CPU_FTRS_604,
590 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
591 .mmu_features = MMU_FTR_HPTE_TABLE,
592 .icache_bsize = 32,
593 .dcache_bsize = 32,
594 .num_pmcs = 4,
595 .cpu_setup = __setup_cpu_604,
596 .machine_check = machine_check_generic,
597 .platform = "ppc604",
598 },
599 { /* 604r */
600 .pvr_mask = 0xffff0000,
601 .pvr_value = 0x00090000,
602 .cpu_name = "604r",
603 .cpu_features = CPU_FTRS_604,
604 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
605 .mmu_features = MMU_FTR_HPTE_TABLE,
606 .icache_bsize = 32,
607 .dcache_bsize = 32,
608 .num_pmcs = 4,
609 .cpu_setup = __setup_cpu_604,
610 .machine_check = machine_check_generic,
611 .platform = "ppc604",
612 },
613 { /* 604ev */
614 .pvr_mask = 0xffff0000,
615 .pvr_value = 0x000a0000,
616 .cpu_name = "604ev",
617 .cpu_features = CPU_FTRS_604,
618 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
619 .mmu_features = MMU_FTR_HPTE_TABLE,
620 .icache_bsize = 32,
621 .dcache_bsize = 32,
622 .num_pmcs = 4,
623 .cpu_setup = __setup_cpu_604,
624 .machine_check = machine_check_generic,
625 .platform = "ppc604",
626 },
627 { /* 740/750 (0x4202, don't support TAU ?) */
628 .pvr_mask = 0xffffffff,
629 .pvr_value = 0x00084202,
630 .cpu_name = "740/750",
631 .cpu_features = CPU_FTRS_740_NOTAU,
632 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
633 .mmu_features = MMU_FTR_HPTE_TABLE,
634 .icache_bsize = 32,
635 .dcache_bsize = 32,
636 .num_pmcs = 4,
637 .cpu_setup = __setup_cpu_750,
638 .machine_check = machine_check_generic,
639 .platform = "ppc750",
640 },
641 { /* 750CX (80100 and 8010x?) */
642 .pvr_mask = 0xfffffff0,
643 .pvr_value = 0x00080100,
644 .cpu_name = "750CX",
645 .cpu_features = CPU_FTRS_750,
646 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
647 .mmu_features = MMU_FTR_HPTE_TABLE,
648 .icache_bsize = 32,
649 .dcache_bsize = 32,
650 .num_pmcs = 4,
651 .cpu_setup = __setup_cpu_750cx,
652 .machine_check = machine_check_generic,
653 .platform = "ppc750",
654 },
655 { /* 750CX (82201 and 82202) */
656 .pvr_mask = 0xfffffff0,
657 .pvr_value = 0x00082200,
658 .cpu_name = "750CX",
659 .cpu_features = CPU_FTRS_750,
660 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
661 .mmu_features = MMU_FTR_HPTE_TABLE,
662 .icache_bsize = 32,
663 .dcache_bsize = 32,
664 .num_pmcs = 4,
665 .pmc_type = PPC_PMC_IBM,
666 .cpu_setup = __setup_cpu_750cx,
667 .machine_check = machine_check_generic,
668 .platform = "ppc750",
669 },
670 { /* 750CXe (82214) */
671 .pvr_mask = 0xfffffff0,
672 .pvr_value = 0x00082210,
673 .cpu_name = "750CXe",
674 .cpu_features = CPU_FTRS_750,
675 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
676 .mmu_features = MMU_FTR_HPTE_TABLE,
677 .icache_bsize = 32,
678 .dcache_bsize = 32,
679 .num_pmcs = 4,
680 .pmc_type = PPC_PMC_IBM,
681 .cpu_setup = __setup_cpu_750cx,
682 .machine_check = machine_check_generic,
683 .platform = "ppc750",
684 },
685 { /* 750CXe "Gekko" (83214) */
686 .pvr_mask = 0xffffffff,
687 .pvr_value = 0x00083214,
688 .cpu_name = "750CXe",
689 .cpu_features = CPU_FTRS_750,
690 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
691 .mmu_features = MMU_FTR_HPTE_TABLE,
692 .icache_bsize = 32,
693 .dcache_bsize = 32,
694 .num_pmcs = 4,
695 .pmc_type = PPC_PMC_IBM,
696 .cpu_setup = __setup_cpu_750cx,
697 .machine_check = machine_check_generic,
698 .platform = "ppc750",
699 },
700 { /* 750CL (and "Broadway") */
701 .pvr_mask = 0xfffff0e0,
702 .pvr_value = 0x00087000,
703 .cpu_name = "750CL",
704 .cpu_features = CPU_FTRS_750CL,
705 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
706 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
707 .icache_bsize = 32,
708 .dcache_bsize = 32,
709 .num_pmcs = 4,
710 .pmc_type = PPC_PMC_IBM,
711 .cpu_setup = __setup_cpu_750,
712 .machine_check = machine_check_generic,
713 .platform = "ppc750",
714 .oprofile_cpu_type = "ppc/750",
715 .oprofile_type = PPC_OPROFILE_G4,
716 },
717 { /* 745/755 */
718 .pvr_mask = 0xfffff000,
719 .pvr_value = 0x00083000,
720 .cpu_name = "745/755",
721 .cpu_features = CPU_FTRS_750,
722 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
723 .mmu_features = MMU_FTR_HPTE_TABLE,
724 .icache_bsize = 32,
725 .dcache_bsize = 32,
726 .num_pmcs = 4,
727 .pmc_type = PPC_PMC_IBM,
728 .cpu_setup = __setup_cpu_750,
729 .machine_check = machine_check_generic,
730 .platform = "ppc750",
731 },
732 { /* 750FX rev 1.x */
733 .pvr_mask = 0xffffff00,
734 .pvr_value = 0x70000100,
735 .cpu_name = "750FX",
736 .cpu_features = CPU_FTRS_750FX1,
737 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
738 .mmu_features = MMU_FTR_HPTE_TABLE,
739 .icache_bsize = 32,
740 .dcache_bsize = 32,
741 .num_pmcs = 4,
742 .pmc_type = PPC_PMC_IBM,
743 .cpu_setup = __setup_cpu_750,
744 .machine_check = machine_check_generic,
745 .platform = "ppc750",
746 .oprofile_cpu_type = "ppc/750",
747 .oprofile_type = PPC_OPROFILE_G4,
748 },
749 { /* 750FX rev 2.0 must disable HID0[DPM] */
750 .pvr_mask = 0xffffffff,
751 .pvr_value = 0x70000200,
752 .cpu_name = "750FX",
753 .cpu_features = CPU_FTRS_750FX2,
754 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
755 .mmu_features = MMU_FTR_HPTE_TABLE,
756 .icache_bsize = 32,
757 .dcache_bsize = 32,
758 .num_pmcs = 4,
759 .pmc_type = PPC_PMC_IBM,
760 .cpu_setup = __setup_cpu_750,
761 .machine_check = machine_check_generic,
762 .platform = "ppc750",
763 .oprofile_cpu_type = "ppc/750",
764 .oprofile_type = PPC_OPROFILE_G4,
765 },
766 { /* 750FX (All revs except 2.0) */
767 .pvr_mask = 0xffff0000,
768 .pvr_value = 0x70000000,
769 .cpu_name = "750FX",
770 .cpu_features = CPU_FTRS_750FX,
771 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
772 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
773 .icache_bsize = 32,
774 .dcache_bsize = 32,
775 .num_pmcs = 4,
776 .pmc_type = PPC_PMC_IBM,
777 .cpu_setup = __setup_cpu_750fx,
778 .machine_check = machine_check_generic,
779 .platform = "ppc750",
780 .oprofile_cpu_type = "ppc/750",
781 .oprofile_type = PPC_OPROFILE_G4,
782 },
783 { /* 750GX */
784 .pvr_mask = 0xffff0000,
785 .pvr_value = 0x70020000,
786 .cpu_name = "750GX",
787 .cpu_features = CPU_FTRS_750GX,
788 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
789 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
790 .icache_bsize = 32,
791 .dcache_bsize = 32,
792 .num_pmcs = 4,
793 .pmc_type = PPC_PMC_IBM,
794 .cpu_setup = __setup_cpu_750fx,
795 .machine_check = machine_check_generic,
796 .platform = "ppc750",
797 .oprofile_cpu_type = "ppc/750",
798 .oprofile_type = PPC_OPROFILE_G4,
799 },
800 { /* 740/750 (L2CR bit need fixup for 740) */
801 .pvr_mask = 0xffff0000,
802 .pvr_value = 0x00080000,
803 .cpu_name = "740/750",
804 .cpu_features = CPU_FTRS_740,
805 .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
806 .mmu_features = MMU_FTR_HPTE_TABLE,
807 .icache_bsize = 32,
808 .dcache_bsize = 32,
809 .num_pmcs = 4,
810 .pmc_type = PPC_PMC_IBM,
811 .cpu_setup = __setup_cpu_750,
812 .machine_check = machine_check_generic,
813 .platform = "ppc750",
814 },
815 { /* 7400 rev 1.1 ? (no TAU) */
816 .pvr_mask = 0xffffffff,
817 .pvr_value = 0x000c1101,
818 .cpu_name = "7400 (1.1)",
819 .cpu_features = CPU_FTRS_7400_NOTAU,
820 .cpu_user_features = COMMON_USER |
821 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
822 .mmu_features = MMU_FTR_HPTE_TABLE,
823 .icache_bsize = 32,
824 .dcache_bsize = 32,
825 .num_pmcs = 4,
826 .pmc_type = PPC_PMC_G4,
827 .cpu_setup = __setup_cpu_7400,
828 .machine_check = machine_check_generic,
829 .platform = "ppc7400",
830 },
831 { /* 7400 */
832 .pvr_mask = 0xffff0000,
833 .pvr_value = 0x000c0000,
834 .cpu_name = "7400",
835 .cpu_features = CPU_FTRS_7400,
836 .cpu_user_features = COMMON_USER |
837 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
838 .mmu_features = MMU_FTR_HPTE_TABLE,
839 .icache_bsize = 32,
840 .dcache_bsize = 32,
841 .num_pmcs = 4,
842 .pmc_type = PPC_PMC_G4,
843 .cpu_setup = __setup_cpu_7400,
844 .machine_check = machine_check_generic,
845 .platform = "ppc7400",
846 },
847 { /* 7410 */
848 .pvr_mask = 0xffff0000,
849 .pvr_value = 0x800c0000,
850 .cpu_name = "7410",
851 .cpu_features = CPU_FTRS_7400,
852 .cpu_user_features = COMMON_USER |
853 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
854 .mmu_features = MMU_FTR_HPTE_TABLE,
855 .icache_bsize = 32,
856 .dcache_bsize = 32,
857 .num_pmcs = 4,
858 .pmc_type = PPC_PMC_G4,
859 .cpu_setup = __setup_cpu_7410,
860 .machine_check = machine_check_generic,
861 .platform = "ppc7400",
862 },
863 { /* 7450 2.0 - no doze/nap */
864 .pvr_mask = 0xffffffff,
865 .pvr_value = 0x80000200,
866 .cpu_name = "7450",
867 .cpu_features = CPU_FTRS_7450_20,
868 .cpu_user_features = COMMON_USER |
869 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
870 .mmu_features = MMU_FTR_HPTE_TABLE,
871 .icache_bsize = 32,
872 .dcache_bsize = 32,
873 .num_pmcs = 6,
874 .pmc_type = PPC_PMC_G4,
875 .cpu_setup = __setup_cpu_745x,
876 .oprofile_cpu_type = "ppc/7450",
877 .oprofile_type = PPC_OPROFILE_G4,
878 .machine_check = machine_check_generic,
879 .platform = "ppc7450",
880 },
881 { /* 7450 2.1 */
882 .pvr_mask = 0xffffffff,
883 .pvr_value = 0x80000201,
884 .cpu_name = "7450",
885 .cpu_features = CPU_FTRS_7450_21,
886 .cpu_user_features = COMMON_USER |
887 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
888 .mmu_features = MMU_FTR_HPTE_TABLE,
889 .icache_bsize = 32,
890 .dcache_bsize = 32,
891 .num_pmcs = 6,
892 .pmc_type = PPC_PMC_G4,
893 .cpu_setup = __setup_cpu_745x,
894 .oprofile_cpu_type = "ppc/7450",
895 .oprofile_type = PPC_OPROFILE_G4,
896 .machine_check = machine_check_generic,
897 .platform = "ppc7450",
898 },
899 { /* 7450 2.3 and newer */
900 .pvr_mask = 0xffff0000,
901 .pvr_value = 0x80000000,
902 .cpu_name = "7450",
903 .cpu_features = CPU_FTRS_7450_23,
904 .cpu_user_features = COMMON_USER |
905 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
906 .mmu_features = MMU_FTR_HPTE_TABLE,
907 .icache_bsize = 32,
908 .dcache_bsize = 32,
909 .num_pmcs = 6,
910 .pmc_type = PPC_PMC_G4,
911 .cpu_setup = __setup_cpu_745x,
912 .oprofile_cpu_type = "ppc/7450",
913 .oprofile_type = PPC_OPROFILE_G4,
914 .machine_check = machine_check_generic,
915 .platform = "ppc7450",
916 },
917 { /* 7455 rev 1.x */
918 .pvr_mask = 0xffffff00,
919 .pvr_value = 0x80010100,
920 .cpu_name = "7455",
921 .cpu_features = CPU_FTRS_7455_1,
922 .cpu_user_features = COMMON_USER |
923 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
924 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
925 .icache_bsize = 32,
926 .dcache_bsize = 32,
927 .num_pmcs = 6,
928 .pmc_type = PPC_PMC_G4,
929 .cpu_setup = __setup_cpu_745x,
930 .oprofile_cpu_type = "ppc/7450",
931 .oprofile_type = PPC_OPROFILE_G4,
932 .machine_check = machine_check_generic,
933 .platform = "ppc7450",
934 },
935 { /* 7455 rev 2.0 */
936 .pvr_mask = 0xffffffff,
937 .pvr_value = 0x80010200,
938 .cpu_name = "7455",
939 .cpu_features = CPU_FTRS_7455_20,
940 .cpu_user_features = COMMON_USER |
941 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
942 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
943 .icache_bsize = 32,
944 .dcache_bsize = 32,
945 .num_pmcs = 6,
946 .pmc_type = PPC_PMC_G4,
947 .cpu_setup = __setup_cpu_745x,
948 .oprofile_cpu_type = "ppc/7450",
949 .oprofile_type = PPC_OPROFILE_G4,
950 .machine_check = machine_check_generic,
951 .platform = "ppc7450",
952 },
953 { /* 7455 others */
954 .pvr_mask = 0xffff0000,
955 .pvr_value = 0x80010000,
956 .cpu_name = "7455",
957 .cpu_features = CPU_FTRS_7455,
958 .cpu_user_features = COMMON_USER |
959 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
960 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
961 .icache_bsize = 32,
962 .dcache_bsize = 32,
963 .num_pmcs = 6,
964 .pmc_type = PPC_PMC_G4,
965 .cpu_setup = __setup_cpu_745x,
966 .oprofile_cpu_type = "ppc/7450",
967 .oprofile_type = PPC_OPROFILE_G4,
968 .machine_check = machine_check_generic,
969 .platform = "ppc7450",
970 },
971 { /* 7447/7457 Rev 1.0 */
972 .pvr_mask = 0xffffffff,
973 .pvr_value = 0x80020100,
974 .cpu_name = "7447/7457",
975 .cpu_features = CPU_FTRS_7447_10,
976 .cpu_user_features = COMMON_USER |
977 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
978 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
979 .icache_bsize = 32,
980 .dcache_bsize = 32,
981 .num_pmcs = 6,
982 .pmc_type = PPC_PMC_G4,
983 .cpu_setup = __setup_cpu_745x,
984 .oprofile_cpu_type = "ppc/7450",
985 .oprofile_type = PPC_OPROFILE_G4,
986 .machine_check = machine_check_generic,
987 .platform = "ppc7450",
988 },
989 { /* 7447/7457 Rev 1.1 */
990 .pvr_mask = 0xffffffff,
991 .pvr_value = 0x80020101,
992 .cpu_name = "7447/7457",
993 .cpu_features = CPU_FTRS_7447_10,
994 .cpu_user_features = COMMON_USER |
995 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
996 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
997 .icache_bsize = 32,
998 .dcache_bsize = 32,
999 .num_pmcs = 6,
1000 .pmc_type = PPC_PMC_G4,
1001 .cpu_setup = __setup_cpu_745x,
1002 .oprofile_cpu_type = "ppc/7450",
1003 .oprofile_type = PPC_OPROFILE_G4,
1004 .machine_check = machine_check_generic,
1005 .platform = "ppc7450",
1006 },
1007 { /* 7447/7457 Rev 1.2 and later */
1008 .pvr_mask = 0xffff0000,
1009 .pvr_value = 0x80020000,
1010 .cpu_name = "7447/7457",
1011 .cpu_features = CPU_FTRS_7447,
1012 .cpu_user_features = COMMON_USER | PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
1013 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
1014 .icache_bsize = 32,
1015 .dcache_bsize = 32,
1016 .num_pmcs = 6,
1017 .pmc_type = PPC_PMC_G4,
1018 .cpu_setup = __setup_cpu_745x,
1019 .oprofile_cpu_type = "ppc/7450",
1020 .oprofile_type = PPC_OPROFILE_G4,
1021 .machine_check = machine_check_generic,
1022 .platform = "ppc7450",
1023 },
1024 { /* 7447A */
1025 .pvr_mask = 0xffff0000,
1026 .pvr_value = 0x80030000,
1027 .cpu_name = "7447A",
1028 .cpu_features = CPU_FTRS_7447A,
1029 .cpu_user_features = COMMON_USER |
1030 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
1031 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
1032 .icache_bsize = 32,
1033 .dcache_bsize = 32,
1034 .num_pmcs = 6,
1035 .pmc_type = PPC_PMC_G4,
1036 .cpu_setup = __setup_cpu_745x,
1037 .oprofile_cpu_type = "ppc/7450",
1038 .oprofile_type = PPC_OPROFILE_G4,
1039 .machine_check = machine_check_generic,
1040 .platform = "ppc7450",
1041 },
1042 { /* 7448 */
1043 .pvr_mask = 0xffff0000,
1044 .pvr_value = 0x80040000,
1045 .cpu_name = "7448",
1046 .cpu_features = CPU_FTRS_7448,
1047 .cpu_user_features = COMMON_USER |
1048 PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
1049 .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
1050 .icache_bsize = 32,
1051 .dcache_bsize = 32,
1052 .num_pmcs = 6,
1053 .pmc_type = PPC_PMC_G4,
1054 .cpu_setup = __setup_cpu_745x,
1055 .oprofile_cpu_type = "ppc/7450",
1056 .oprofile_type = PPC_OPROFILE_G4,
1057 .machine_check = machine_check_generic,
1058 .platform = "ppc7450",
1059 },
1060 { /* 82xx (8240, 8245, 8260 are all 603e cores) */
1061 .pvr_mask = 0x7fff0000,
1062 .pvr_value = 0x00810000,
1063 .cpu_name = "82xx",
1064 .cpu_features = CPU_FTRS_82XX,
1065 .cpu_user_features = COMMON_USER,
1066 .mmu_features = 0,
1067 .icache_bsize = 32,
1068 .dcache_bsize = 32,
1069 .cpu_setup = __setup_cpu_603,
1070 .machine_check = machine_check_generic,
1071 .platform = "ppc603",
1072 },
1073 { /* All G2_LE (603e core, plus some) have the same pvr */
1074 .pvr_mask = 0x7fff0000,
1075 .pvr_value = 0x00820000,
1076 .cpu_name = "G2_LE",
1077 .cpu_features = CPU_FTRS_G2_LE,
1078 .cpu_user_features = COMMON_USER,
1079 .mmu_features = MMU_FTR_USE_HIGH_BATS,
1080 .icache_bsize = 32,
1081 .dcache_bsize = 32,
1082 .cpu_setup = __setup_cpu_603,
1083 .machine_check = machine_check_generic,
1084 .platform = "ppc603",
1085 },
1086 { /* e300c1 (a 603e core, plus some) on 83xx */
1087 .pvr_mask = 0x7fff0000,
1088 .pvr_value = 0x00830000,
1089 .cpu_name = "e300c1",
1090 .cpu_features = CPU_FTRS_E300,
1091 .cpu_user_features = COMMON_USER,
1092 .mmu_features = MMU_FTR_USE_HIGH_BATS,
1093 .icache_bsize = 32,
1094 .dcache_bsize = 32,
1095 .cpu_setup = __setup_cpu_603,
1096 .machine_check = machine_check_generic,
1097 .platform = "ppc603",
1098 },
1099 { /* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */
1100 .pvr_mask = 0x7fff0000,
1101 .pvr_value = 0x00840000,
1102 .cpu_name = "e300c2",
1103 .cpu_features = CPU_FTRS_E300C2,
1104 .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
1105 .mmu_features = MMU_FTR_USE_HIGH_BATS |
1106 MMU_FTR_NEED_DTLB_SW_LRU,
1107 .icache_bsize = 32,
1108 .dcache_bsize = 32,
1109 .cpu_setup = __setup_cpu_603,
1110 .machine_check = machine_check_generic,
1111 .platform = "ppc603",
1112 },
1113 { /* e300c3 (e300c1, plus one IU, half cache size) on 83xx */
1114 .pvr_mask = 0x7fff0000,
1115 .pvr_value = 0x00850000,
1116 .cpu_name = "e300c3",
1117 .cpu_features = CPU_FTRS_E300,
1118 .cpu_user_features = COMMON_USER,
1119 .mmu_features = MMU_FTR_USE_HIGH_BATS |
1120 MMU_FTR_NEED_DTLB_SW_LRU,
1121 .icache_bsize = 32,
1122 .dcache_bsize = 32,
1123 .cpu_setup = __setup_cpu_603,
1124 .num_pmcs = 4,
1125 .oprofile_cpu_type = "ppc/e300",
1126 .oprofile_type = PPC_OPROFILE_FSL_EMB,
1127 .platform = "ppc603",
1128 },
1129 { /* e300c4 (e300c1, plus one IU) */
1130 .pvr_mask = 0x7fff0000,
1131 .pvr_value = 0x00860000,
1132 .cpu_name = "e300c4",
1133 .cpu_features = CPU_FTRS_E300,
1134 .cpu_user_features = COMMON_USER,
1135 .mmu_features = MMU_FTR_USE_HIGH_BATS |
1136 MMU_FTR_NEED_DTLB_SW_LRU,
1137 .icache_bsize = 32,
1138 .dcache_bsize = 32,
1139 .cpu_setup = __setup_cpu_603,
1140 .machine_check = machine_check_generic,
1141 .num_pmcs = 4,
1142 .oprofile_cpu_type = "ppc/e300",
1143 .oprofile_type = PPC_OPROFILE_FSL_EMB,
1144 .platform = "ppc603",
1145 },
1146 { /* default match, we assume split I/D cache & TB (non-601)... */
1147 .pvr_mask = 0x00000000,
1148 .pvr_value = 0x00000000,
1149 .cpu_name = "(generic PPC)",
1150 .cpu_features = CPU_FTRS_CLASSIC32,
1151 .cpu_user_features = COMMON_USER,
1152 .mmu_features = MMU_FTR_HPTE_TABLE,
1153 .icache_bsize = 32,
1154 .dcache_bsize = 32,
1155 .machine_check = machine_check_generic,
1156 .platform = "ppc603",
1157 },
1158 #endif /* CLASSIC_PPC */
1159 #ifdef CONFIG_8xx
1160 { /* 8xx */
1161 .pvr_mask = 0xffff0000,
1162 .pvr_value = 0x00500000,
1163 .cpu_name = "8xx",
1164 /* CPU_FTR_MAYBE_CAN_DOZE is possible,
1165 * if the 8xx code is there.... */
1166 .cpu_features = CPU_FTRS_8XX,
1167 .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
1168 .mmu_features = MMU_FTR_TYPE_8xx,
1169 .icache_bsize = 16,
1170 .dcache_bsize = 16,
1171 .platform = "ppc823",
1172 },
1173 #endif /* CONFIG_8xx */
1174 #ifdef CONFIG_40x
1175 { /* 403GC */
1176 .pvr_mask = 0xffffff00,
1177 .pvr_value = 0x00200200,
1178 .cpu_name = "403GC",
1179 .cpu_features = CPU_FTRS_40X,
1180 .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
1181 .mmu_features = MMU_FTR_TYPE_40x,
1182 .icache_bsize = 16,
1183 .dcache_bsize = 16,
1184 .machine_check = machine_check_4xx,
1185 .platform = "ppc403",
1186 },
1187 { /* 403GCX */
1188 .pvr_mask = 0xffffff00,
1189 .pvr_value = 0x00201400,
1190 .cpu_name = "403GCX",
1191 .cpu_features = CPU_FTRS_40X,
1192 .cpu_user_features = PPC_FEATURE_32 |
1193 PPC_FEATURE_HAS_MMU | PPC_FEATURE_NO_TB,
1194 .mmu_features = MMU_FTR_TYPE_40x,
1195 .icache_bsize = 16,
1196 .dcache_bsize = 16,
1197 .machine_check = machine_check_4xx,
1198 .platform = "ppc403",
1199 },
1200 { /* 403G ?? */
1201 .pvr_mask = 0xffff0000,
1202 .pvr_value = 0x00200000,
1203 .cpu_name = "403G ??",
1204 .cpu_features = CPU_FTRS_40X,
1205 .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
1206 .mmu_features = MMU_FTR_TYPE_40x,
1207 .icache_bsize = 16,
1208 .dcache_bsize = 16,
1209 .machine_check = machine_check_4xx,
1210 .platform = "ppc403",
1211 },
1212 { /* 405GP */
1213 .pvr_mask = 0xffff0000,
1214 .pvr_value = 0x40110000,
1215 .cpu_name = "405GP",
1216 .cpu_features = CPU_FTRS_40X,
1217 .cpu_user_features = PPC_FEATURE_32 |
1218 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1219 .mmu_features = MMU_FTR_TYPE_40x,
1220 .icache_bsize = 32,
1221 .dcache_bsize = 32,
1222 .machine_check = machine_check_4xx,
1223 .platform = "ppc405",
1224 },
1225 { /* STB 03xxx */
1226 .pvr_mask = 0xffff0000,
1227 .pvr_value = 0x40130000,
1228 .cpu_name = "STB03xxx",
1229 .cpu_features = CPU_FTRS_40X,
1230 .cpu_user_features = PPC_FEATURE_32 |
1231 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1232 .mmu_features = MMU_FTR_TYPE_40x,
1233 .icache_bsize = 32,
1234 .dcache_bsize = 32,
1235 .machine_check = machine_check_4xx,
1236 .platform = "ppc405",
1237 },
1238 { /* STB 04xxx */
1239 .pvr_mask = 0xffff0000,
1240 .pvr_value = 0x41810000,
1241 .cpu_name = "STB04xxx",
1242 .cpu_features = CPU_FTRS_40X,
1243 .cpu_user_features = PPC_FEATURE_32 |
1244 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1245 .mmu_features = MMU_FTR_TYPE_40x,
1246 .icache_bsize = 32,
1247 .dcache_bsize = 32,
1248 .machine_check = machine_check_4xx,
1249 .platform = "ppc405",
1250 },
1251 { /* NP405L */
1252 .pvr_mask = 0xffff0000,
1253 .pvr_value = 0x41610000,
1254 .cpu_name = "NP405L",
1255 .cpu_features = CPU_FTRS_40X,
1256 .cpu_user_features = PPC_FEATURE_32 |
1257 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1258 .mmu_features = MMU_FTR_TYPE_40x,
1259 .icache_bsize = 32,
1260 .dcache_bsize = 32,
1261 .machine_check = machine_check_4xx,
1262 .platform = "ppc405",
1263 },
1264 { /* NP4GS3 */
1265 .pvr_mask = 0xffff0000,
1266 .pvr_value = 0x40B10000,
1267 .cpu_name = "NP4GS3",
1268 .cpu_features = CPU_FTRS_40X,
1269 .cpu_user_features = PPC_FEATURE_32 |
1270 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1271 .mmu_features = MMU_FTR_TYPE_40x,
1272 .icache_bsize = 32,
1273 .dcache_bsize = 32,
1274 .machine_check = machine_check_4xx,
1275 .platform = "ppc405",
1276 },
1277 { /* NP405H */
1278 .pvr_mask = 0xffff0000,
1279 .pvr_value = 0x41410000,
1280 .cpu_name = "NP405H",
1281 .cpu_features = CPU_FTRS_40X,
1282 .cpu_user_features = PPC_FEATURE_32 |
1283 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1284 .mmu_features = MMU_FTR_TYPE_40x,
1285 .icache_bsize = 32,
1286 .dcache_bsize = 32,
1287 .machine_check = machine_check_4xx,
1288 .platform = "ppc405",
1289 },
1290 { /* 405GPr */
1291 .pvr_mask = 0xffff0000,
1292 .pvr_value = 0x50910000,
1293 .cpu_name = "405GPr",
1294 .cpu_features = CPU_FTRS_40X,
1295 .cpu_user_features = PPC_FEATURE_32 |
1296 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1297 .mmu_features = MMU_FTR_TYPE_40x,
1298 .icache_bsize = 32,
1299 .dcache_bsize = 32,
1300 .machine_check = machine_check_4xx,
1301 .platform = "ppc405",
1302 },
1303 { /* STBx25xx */
1304 .pvr_mask = 0xffff0000,
1305 .pvr_value = 0x51510000,
1306 .cpu_name = "STBx25xx",
1307 .cpu_features = CPU_FTRS_40X,
1308 .cpu_user_features = PPC_FEATURE_32 |
1309 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1310 .mmu_features = MMU_FTR_TYPE_40x,
1311 .icache_bsize = 32,
1312 .dcache_bsize = 32,
1313 .machine_check = machine_check_4xx,
1314 .platform = "ppc405",
1315 },
1316 { /* 405LP */
1317 .pvr_mask = 0xffff0000,
1318 .pvr_value = 0x41F10000,
1319 .cpu_name = "405LP",
1320 .cpu_features = CPU_FTRS_40X,
1321 .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
1322 .mmu_features = MMU_FTR_TYPE_40x,
1323 .icache_bsize = 32,
1324 .dcache_bsize = 32,
1325 .machine_check = machine_check_4xx,
1326 .platform = "ppc405",
1327 },
1328 { /* Xilinx Virtex-II Pro */
1329 .pvr_mask = 0xfffff000,
1330 .pvr_value = 0x20010000,
1331 .cpu_name = "Virtex-II Pro",
1332 .cpu_features = CPU_FTRS_40X,
1333 .cpu_user_features = PPC_FEATURE_32 |
1334 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1335 .mmu_features = MMU_FTR_TYPE_40x,
1336 .icache_bsize = 32,
1337 .dcache_bsize = 32,
1338 .machine_check = machine_check_4xx,
1339 .platform = "ppc405",
1340 },
1341 { /* Xilinx Virtex-4 FX */
1342 .pvr_mask = 0xfffff000,
1343 .pvr_value = 0x20011000,
1344 .cpu_name = "Virtex-4 FX",
1345 .cpu_features = CPU_FTRS_40X,
1346 .cpu_user_features = PPC_FEATURE_32 |
1347 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1348 .mmu_features = MMU_FTR_TYPE_40x,
1349 .icache_bsize = 32,
1350 .dcache_bsize = 32,
1351 .machine_check = machine_check_4xx,
1352 .platform = "ppc405",
1353 },
1354 { /* 405EP */
1355 .pvr_mask = 0xffff0000,
1356 .pvr_value = 0x51210000,
1357 .cpu_name = "405EP",
1358 .cpu_features = CPU_FTRS_40X,
1359 .cpu_user_features = PPC_FEATURE_32 |
1360 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1361 .mmu_features = MMU_FTR_TYPE_40x,
1362 .icache_bsize = 32,
1363 .dcache_bsize = 32,
1364 .machine_check = machine_check_4xx,
1365 .platform = "ppc405",
1366 },
1367 { /* 405EX */
1368 .pvr_mask = 0xffff0004,
1369 .pvr_value = 0x12910004,
1370 .cpu_name = "405EX",
1371 .cpu_features = CPU_FTRS_40X,
1372 .cpu_user_features = PPC_FEATURE_32 |
1373 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1374 .mmu_features = MMU_FTR_TYPE_40x,
1375 .icache_bsize = 32,
1376 .dcache_bsize = 32,
1377 .machine_check = machine_check_4xx,
1378 .platform = "ppc405",
1379 },
1380 { /* 405EXr */
1381 .pvr_mask = 0xffff0004,
1382 .pvr_value = 0x12910000,
1383 .cpu_name = "405EXr",
1384 .cpu_features = CPU_FTRS_40X,
1385 .cpu_user_features = PPC_FEATURE_32 |
1386 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1387 .mmu_features = MMU_FTR_TYPE_40x,
1388 .icache_bsize = 32,
1389 .dcache_bsize = 32,
1390 .machine_check = machine_check_4xx,
1391 .platform = "ppc405",
1392 },
1393 {
1394 /* 405EZ */
1395 .pvr_mask = 0xffff0000,
1396 .pvr_value = 0x41510000,
1397 .cpu_name = "405EZ",
1398 .cpu_features = CPU_FTRS_40X,
1399 .cpu_user_features = PPC_FEATURE_32 |
1400 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1401 .mmu_features = MMU_FTR_TYPE_40x,
1402 .icache_bsize = 32,
1403 .dcache_bsize = 32,
1404 .machine_check = machine_check_4xx,
1405 .platform = "ppc405",
1406 },
1407 { /* default match */
1408 .pvr_mask = 0x00000000,
1409 .pvr_value = 0x00000000,
1410 .cpu_name = "(generic 40x PPC)",
1411 .cpu_features = CPU_FTRS_40X,
1412 .cpu_user_features = PPC_FEATURE_32 |
1413 PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
1414 .mmu_features = MMU_FTR_TYPE_40x,
1415 .icache_bsize = 32,
1416 .dcache_bsize = 32,
1417 .machine_check = machine_check_4xx,
1418 .platform = "ppc405",
1419 }
1420
1421 #endif /* CONFIG_40x */
1422 #ifdef CONFIG_44x
1423 {
1424 .pvr_mask = 0xf0000fff,
1425 .pvr_value = 0x40000850,
1426 .cpu_name = "440GR Rev. A",
1427 .cpu_features = CPU_FTRS_44X,
1428 .cpu_user_features = COMMON_USER_BOOKE,
1429 .mmu_features = MMU_FTR_TYPE_44x,
1430 .icache_bsize = 32,
1431 .dcache_bsize = 32,
1432 .machine_check = machine_check_4xx,
1433 .platform = "ppc440",
1434 },
1435 { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
1436 .pvr_mask = 0xf0000fff,
1437 .pvr_value = 0x40000858,
1438 .cpu_name = "440EP Rev. A",
1439 .cpu_features = CPU_FTRS_44X,
1440 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1441 .mmu_features = MMU_FTR_TYPE_44x,
1442 .icache_bsize = 32,
1443 .dcache_bsize = 32,
1444 .cpu_setup = __setup_cpu_440ep,
1445 .machine_check = machine_check_4xx,
1446 .platform = "ppc440",
1447 },
1448 {
1449 .pvr_mask = 0xf0000fff,
1450 .pvr_value = 0x400008d3,
1451 .cpu_name = "440GR Rev. B",
1452 .cpu_features = CPU_FTRS_44X,
1453 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1454 .mmu_features = MMU_FTR_TYPE_44x,
1455 .icache_bsize = 32,
1456 .dcache_bsize = 32,
1457 .machine_check = machine_check_4xx,
1458 .platform = "ppc440",
1459 },
1460 { /* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */
1461 .pvr_mask = 0xf0000ff7,
1462 .pvr_value = 0x400008d4,
1463 .cpu_name = "440EP Rev. C",
1464 .cpu_features = CPU_FTRS_44X,
1465 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1466 .mmu_features = MMU_FTR_TYPE_44x,
1467 .icache_bsize = 32,
1468 .dcache_bsize = 32,
1469 .cpu_setup = __setup_cpu_440ep,
1470 .machine_check = machine_check_4xx,
1471 .platform = "ppc440",
1472 },
1473 { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
1474 .pvr_mask = 0xf0000fff,
1475 .pvr_value = 0x400008db,
1476 .cpu_name = "440EP Rev. B",
1477 .cpu_features = CPU_FTRS_44X,
1478 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1479 .mmu_features = MMU_FTR_TYPE_44x,
1480 .icache_bsize = 32,
1481 .dcache_bsize = 32,
1482 .cpu_setup = __setup_cpu_440ep,
1483 .machine_check = machine_check_4xx,
1484 .platform = "ppc440",
1485 },
1486 { /* 440GRX */
1487 .pvr_mask = 0xf0000ffb,
1488 .pvr_value = 0x200008D0,
1489 .cpu_name = "440GRX",
1490 .cpu_features = CPU_FTRS_44X,
1491 .cpu_user_features = COMMON_USER_BOOKE,
1492 .mmu_features = MMU_FTR_TYPE_44x,
1493 .icache_bsize = 32,
1494 .dcache_bsize = 32,
1495 .cpu_setup = __setup_cpu_440grx,
1496 .machine_check = machine_check_440A,
1497 .platform = "ppc440",
1498 },
1499 { /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */
1500 .pvr_mask = 0xf0000ffb,
1501 .pvr_value = 0x200008D8,
1502 .cpu_name = "440EPX",
1503 .cpu_features = CPU_FTRS_44X,
1504 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1505 .mmu_features = MMU_FTR_TYPE_44x,
1506 .icache_bsize = 32,
1507 .dcache_bsize = 32,
1508 .cpu_setup = __setup_cpu_440epx,
1509 .machine_check = machine_check_440A,
1510 .platform = "ppc440",
1511 },
1512 { /* 440GP Rev. B */
1513 .pvr_mask = 0xf0000fff,
1514 .pvr_value = 0x40000440,
1515 .cpu_name = "440GP Rev. B",
1516 .cpu_features = CPU_FTRS_44X,
1517 .cpu_user_features = COMMON_USER_BOOKE,
1518 .mmu_features = MMU_FTR_TYPE_44x,
1519 .icache_bsize = 32,
1520 .dcache_bsize = 32,
1521 .machine_check = machine_check_4xx,
1522 .platform = "ppc440gp",
1523 },
1524 { /* 440GP Rev. C */
1525 .pvr_mask = 0xf0000fff,
1526 .pvr_value = 0x40000481,
1527 .cpu_name = "440GP Rev. C",
1528 .cpu_features = CPU_FTRS_44X,
1529 .cpu_user_features = COMMON_USER_BOOKE,
1530 .mmu_features = MMU_FTR_TYPE_44x,
1531 .icache_bsize = 32,
1532 .dcache_bsize = 32,
1533 .machine_check = machine_check_4xx,
1534 .platform = "ppc440gp",
1535 },
1536 { /* 440GX Rev. A */
1537 .pvr_mask = 0xf0000fff,
1538 .pvr_value = 0x50000850,
1539 .cpu_name = "440GX Rev. A",
1540 .cpu_features = CPU_FTRS_44X,
1541 .cpu_user_features = COMMON_USER_BOOKE,
1542 .mmu_features = MMU_FTR_TYPE_44x,
1543 .icache_bsize = 32,
1544 .dcache_bsize = 32,
1545 .cpu_setup = __setup_cpu_440gx,
1546 .machine_check = machine_check_440A,
1547 .platform = "ppc440",
1548 },
1549 { /* 440GX Rev. B */
1550 .pvr_mask = 0xf0000fff,
1551 .pvr_value = 0x50000851,
1552 .cpu_name = "440GX Rev. B",
1553 .cpu_features = CPU_FTRS_44X,
1554 .cpu_user_features = COMMON_USER_BOOKE,
1555 .mmu_features = MMU_FTR_TYPE_44x,
1556 .icache_bsize = 32,
1557 .dcache_bsize = 32,
1558 .cpu_setup = __setup_cpu_440gx,
1559 .machine_check = machine_check_440A,
1560 .platform = "ppc440",
1561 },
1562 { /* 440GX Rev. C */
1563 .pvr_mask = 0xf0000fff,
1564 .pvr_value = 0x50000892,
1565 .cpu_name = "440GX Rev. C",
1566 .cpu_features = CPU_FTRS_44X,
1567 .cpu_user_features = COMMON_USER_BOOKE,
1568 .mmu_features = MMU_FTR_TYPE_44x,
1569 .icache_bsize = 32,
1570 .dcache_bsize = 32,
1571 .cpu_setup = __setup_cpu_440gx,
1572 .machine_check = machine_check_440A,
1573 .platform = "ppc440",
1574 },
1575 { /* 440GX Rev. F */
1576 .pvr_mask = 0xf0000fff,
1577 .pvr_value = 0x50000894,
1578 .cpu_name = "440GX Rev. F",
1579 .cpu_features = CPU_FTRS_44X,
1580 .cpu_user_features = COMMON_USER_BOOKE,
1581 .mmu_features = MMU_FTR_TYPE_44x,
1582 .icache_bsize = 32,
1583 .dcache_bsize = 32,
1584 .cpu_setup = __setup_cpu_440gx,
1585 .machine_check = machine_check_440A,
1586 .platform = "ppc440",
1587 },
1588 { /* 440SP Rev. A */
1589 .pvr_mask = 0xfff00fff,
1590 .pvr_value = 0x53200891,
1591 .cpu_name = "440SP Rev. A",
1592 .cpu_features = CPU_FTRS_44X,
1593 .cpu_user_features = COMMON_USER_BOOKE,
1594 .mmu_features = MMU_FTR_TYPE_44x,
1595 .icache_bsize = 32,
1596 .dcache_bsize = 32,
1597 .machine_check = machine_check_4xx,
1598 .platform = "ppc440",
1599 },
1600 { /* 440SPe Rev. A */
1601 .pvr_mask = 0xfff00fff,
1602 .pvr_value = 0x53400890,
1603 .cpu_name = "440SPe Rev. A",
1604 .cpu_features = CPU_FTRS_44X,
1605 .cpu_user_features = COMMON_USER_BOOKE,
1606 .mmu_features = MMU_FTR_TYPE_44x,
1607 .icache_bsize = 32,
1608 .dcache_bsize = 32,
1609 .cpu_setup = __setup_cpu_440spe,
1610 .machine_check = machine_check_440A,
1611 .platform = "ppc440",
1612 },
1613 { /* 440SPe Rev. B */
1614 .pvr_mask = 0xfff00fff,
1615 .pvr_value = 0x53400891,
1616 .cpu_name = "440SPe Rev. B",
1617 .cpu_features = CPU_FTRS_44X,
1618 .cpu_user_features = COMMON_USER_BOOKE,
1619 .mmu_features = MMU_FTR_TYPE_44x,
1620 .icache_bsize = 32,
1621 .dcache_bsize = 32,
1622 .cpu_setup = __setup_cpu_440spe,
1623 .machine_check = machine_check_440A,
1624 .platform = "ppc440",
1625 },
1626 { /* 440 in Xilinx Virtex-5 FXT */
1627 .pvr_mask = 0xfffffff0,
1628 .pvr_value = 0x7ff21910,
1629 .cpu_name = "440 in Virtex-5 FXT",
1630 .cpu_features = CPU_FTRS_44X,
1631 .cpu_user_features = COMMON_USER_BOOKE,
1632 .mmu_features = MMU_FTR_TYPE_44x,
1633 .icache_bsize = 32,
1634 .dcache_bsize = 32,
1635 .cpu_setup = __setup_cpu_440x5,
1636 .machine_check = machine_check_440A,
1637 .platform = "ppc440",
1638 },
1639 { /* 460EX */
1640 .pvr_mask = 0xffff0006,
1641 .pvr_value = 0x13020002,
1642 .cpu_name = "460EX",
1643 .cpu_features = CPU_FTRS_440x6,
1644 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1645 .mmu_features = MMU_FTR_TYPE_44x,
1646 .icache_bsize = 32,
1647 .dcache_bsize = 32,
1648 .cpu_setup = __setup_cpu_460ex,
1649 .machine_check = machine_check_440A,
1650 .platform = "ppc440",
1651 },
1652 { /* 460EX Rev B */
1653 .pvr_mask = 0xffff0007,
1654 .pvr_value = 0x13020004,
1655 .cpu_name = "460EX Rev. B",
1656 .cpu_features = CPU_FTRS_440x6,
1657 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1658 .mmu_features = MMU_FTR_TYPE_44x,
1659 .icache_bsize = 32,
1660 .dcache_bsize = 32,
1661 .cpu_setup = __setup_cpu_460ex,
1662 .machine_check = machine_check_440A,
1663 .platform = "ppc440",
1664 },
1665 { /* 460GT */
1666 .pvr_mask = 0xffff0006,
1667 .pvr_value = 0x13020000,
1668 .cpu_name = "460GT",
1669 .cpu_features = CPU_FTRS_440x6,
1670 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1671 .mmu_features = MMU_FTR_TYPE_44x,
1672 .icache_bsize = 32,
1673 .dcache_bsize = 32,
1674 .cpu_setup = __setup_cpu_460gt,
1675 .machine_check = machine_check_440A,
1676 .platform = "ppc440",
1677 },
1678 { /* 460GT Rev B */
1679 .pvr_mask = 0xffff0007,
1680 .pvr_value = 0x13020005,
1681 .cpu_name = "460GT Rev. B",
1682 .cpu_features = CPU_FTRS_440x6,
1683 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1684 .mmu_features = MMU_FTR_TYPE_44x,
1685 .icache_bsize = 32,
1686 .dcache_bsize = 32,
1687 .cpu_setup = __setup_cpu_460gt,
1688 .machine_check = machine_check_440A,
1689 .platform = "ppc440",
1690 },
1691 { /* 460SX */
1692 .pvr_mask = 0xffffff00,
1693 .pvr_value = 0x13541800,
1694 .cpu_name = "460SX",
1695 .cpu_features = CPU_FTRS_44X,
1696 .cpu_user_features = COMMON_USER_BOOKE,
1697 .mmu_features = MMU_FTR_TYPE_44x,
1698 .icache_bsize = 32,
1699 .dcache_bsize = 32,
1700 .cpu_setup = __setup_cpu_460sx,
1701 .machine_check = machine_check_440A,
1702 .platform = "ppc440",
1703 },
1704 { /* default match */
1705 .pvr_mask = 0x00000000,
1706 .pvr_value = 0x00000000,
1707 .cpu_name = "(generic 44x PPC)",
1708 .cpu_features = CPU_FTRS_44X,
1709 .cpu_user_features = COMMON_USER_BOOKE,
1710 .mmu_features = MMU_FTR_TYPE_44x,
1711 .icache_bsize = 32,
1712 .dcache_bsize = 32,
1713 .machine_check = machine_check_4xx,
1714 .platform = "ppc440",
1715 }
1716 #endif /* CONFIG_44x */
1717 #ifdef CONFIG_E200
1718 { /* e200z5 */
1719 .pvr_mask = 0xfff00000,
1720 .pvr_value = 0x81000000,
1721 .cpu_name = "e200z5",
1722 /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
1723 .cpu_features = CPU_FTRS_E200,
1724 .cpu_user_features = COMMON_USER_BOOKE |
1725 PPC_FEATURE_HAS_EFP_SINGLE |
1726 PPC_FEATURE_UNIFIED_CACHE,
1727 .mmu_features = MMU_FTR_TYPE_FSL_E,
1728 .dcache_bsize = 32,
1729 .machine_check = machine_check_e200,
1730 .platform = "ppc5554",
1731 },
1732 { /* e200z6 */
1733 .pvr_mask = 0xfff00000,
1734 .pvr_value = 0x81100000,
1735 .cpu_name = "e200z6",
1736 /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
1737 .cpu_features = CPU_FTRS_E200,
1738 .cpu_user_features = COMMON_USER_BOOKE |
1739 PPC_FEATURE_HAS_SPE_COMP |
1740 PPC_FEATURE_HAS_EFP_SINGLE_COMP |
1741 PPC_FEATURE_UNIFIED_CACHE,
1742 .mmu_features = MMU_FTR_TYPE_FSL_E,
1743 .dcache_bsize = 32,
1744 .machine_check = machine_check_e200,
1745 .platform = "ppc5554",
1746 },
1747 { /* default match */
1748 .pvr_mask = 0x00000000,
1749 .pvr_value = 0x00000000,
1750 .cpu_name = "(generic E200 PPC)",
1751 .cpu_features = CPU_FTRS_E200,
1752 .cpu_user_features = COMMON_USER_BOOKE |
1753 PPC_FEATURE_HAS_EFP_SINGLE |
1754 PPC_FEATURE_UNIFIED_CACHE,
1755 .mmu_features = MMU_FTR_TYPE_FSL_E,
1756 .dcache_bsize = 32,
1757 .cpu_setup = __setup_cpu_e200,
1758 .machine_check = machine_check_e200,
1759 .platform = "ppc5554",
1760 }
1761 #endif /* CONFIG_E200 */
1762 #ifdef CONFIG_E500
1763 { /* e500 */
1764 .pvr_mask = 0xffff0000,
1765 .pvr_value = 0x80200000,
1766 .cpu_name = "e500",
1767 .cpu_features = CPU_FTRS_E500,
1768 .cpu_user_features = COMMON_USER_BOOKE |
1769 PPC_FEATURE_HAS_SPE_COMP |
1770 PPC_FEATURE_HAS_EFP_SINGLE_COMP,
1771 .mmu_features = MMU_FTR_TYPE_FSL_E,
1772 .icache_bsize = 32,
1773 .dcache_bsize = 32,
1774 .num_pmcs = 4,
1775 .oprofile_cpu_type = "ppc/e500",
1776 .oprofile_type = PPC_OPROFILE_FSL_EMB,
1777 .cpu_setup = __setup_cpu_e500v1,
1778 .machine_check = machine_check_e500,
1779 .platform = "ppc8540",
1780 },
1781 { /* e500v2 */
1782 .pvr_mask = 0xffff0000,
1783 .pvr_value = 0x80210000,
1784 .cpu_name = "e500v2",
1785 .cpu_features = CPU_FTRS_E500_2,
1786 .cpu_user_features = COMMON_USER_BOOKE |
1787 PPC_FEATURE_HAS_SPE_COMP |
1788 PPC_FEATURE_HAS_EFP_SINGLE_COMP |
1789 PPC_FEATURE_HAS_EFP_DOUBLE_COMP,
1790 .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS,
1791 .icache_bsize = 32,
1792 .dcache_bsize = 32,
1793 .num_pmcs = 4,
1794 .oprofile_cpu_type = "ppc/e500",
1795 .oprofile_type = PPC_OPROFILE_FSL_EMB,
1796 .cpu_setup = __setup_cpu_e500v2,
1797 .machine_check = machine_check_e500,
1798 .platform = "ppc8548",
1799 },
1800 { /* e500mc */
1801 .pvr_mask = 0xffff0000,
1802 .pvr_value = 0x80230000,
1803 .cpu_name = "e500mc",
1804 .cpu_features = CPU_FTRS_E500MC,
1805 .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
1806 .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
1807 MMU_FTR_USE_TLBILX,
1808 .icache_bsize = 64,
1809 .dcache_bsize = 64,
1810 .num_pmcs = 4,
1811 .oprofile_cpu_type = "ppc/e500mc",
1812 .oprofile_type = PPC_OPROFILE_FSL_EMB,
1813 .cpu_setup = __setup_cpu_e500mc,
1814 .machine_check = machine_check_e500,
1815 .platform = "ppce500mc",
1816 },
1817 { /* default match */
1818 .pvr_mask = 0x00000000,
1819 .pvr_value = 0x00000000,
1820 .cpu_name = "(generic E500 PPC)",
1821 .cpu_features = CPU_FTRS_E500,
1822 .cpu_user_features = COMMON_USER_BOOKE |
1823 PPC_FEATURE_HAS_SPE_COMP |
1824 PPC_FEATURE_HAS_EFP_SINGLE_COMP,
1825 .mmu_features = MMU_FTR_TYPE_FSL_E,
1826 .icache_bsize = 32,
1827 .dcache_bsize = 32,
1828 .machine_check = machine_check_e500,
1829 .platform = "powerpc",
1830 }
1831 #endif /* CONFIG_E500 */
1832 #endif /* CONFIG_PPC32 */
1833
1834 #ifdef CONFIG_PPC_BOOK3E_64
1835 { /* This is a default entry to get going, to be replaced by
1836 * a real one at some stage
1837 */
1838 #define CPU_FTRS_BASE_BOOK3E (CPU_FTR_USE_TB | \
1839 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_SMT | \
1840 CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
1841 .pvr_mask = 0x00000000,
1842 .pvr_value = 0x00000000,
1843 .cpu_name = "Book3E",
1844 .cpu_features = CPU_FTRS_BASE_BOOK3E,
1845 .cpu_user_features = COMMON_USER_PPC64,
1846 .mmu_features = MMU_FTR_TYPE_3E | MMU_FTR_USE_TLBILX |
1847 MMU_FTR_USE_TLBIVAX_BCAST |
1848 MMU_FTR_LOCK_BCAST_INVAL,
1849 .icache_bsize = 64,
1850 .dcache_bsize = 64,
1851 .num_pmcs = 0,
1852 .machine_check = machine_check_generic,
1853 .platform = "power6",
1854 },
1855 #endif
1856 };
1857
1858 static struct cpu_spec the_cpu_spec;
1859
1860 static void __init setup_cpu_spec(unsigned long offset, struct cpu_spec *s)
1861 {
1862 struct cpu_spec *t = &the_cpu_spec;
1863 struct cpu_spec old;
1864
1865 t = PTRRELOC(t);
1866 old = *t;
1867
1868 /* Copy everything, then do fixups */
1869 *t = *s;
1870
1871 /*
1872 * If we are overriding a previous value derived from the real
1873 * PVR with a new value obtained using a logical PVR value,
1874 * don't modify the performance monitor fields.
1875 */
1876 if (old.num_pmcs && !s->num_pmcs) {
1877 t->num_pmcs = old.num_pmcs;
1878 t->pmc_type = old.pmc_type;
1879 t->oprofile_type = old.oprofile_type;
1880 t->oprofile_mmcra_sihv = old.oprofile_mmcra_sihv;
1881 t->oprofile_mmcra_sipr = old.oprofile_mmcra_sipr;
1882 t->oprofile_mmcra_clear = old.oprofile_mmcra_clear;
1883
1884 /*
1885 * If we have passed through this logic once before and
1886 * have pulled the default case because the real PVR was
1887 * not found inside cpu_specs[], then we are possibly
1888 * running in compatibility mode. In that case, let the
1889 * oprofiler know which set of compatibility counters to
1890 * pull from by making sure the oprofile_cpu_type string
1891 * is set to that of compatibility mode. If the
1892 * oprofile_cpu_type already has a value, then we are
1893 * possibly overriding a real PVR with a logical one,
1894 * and, in that case, keep the current value for
1895 * oprofile_cpu_type.
1896 */
1897 if (old.oprofile_cpu_type != NULL) {
1898 t->oprofile_cpu_type = old.oprofile_cpu_type;
1899 t->oprofile_type = old.oprofile_type;
1900 }
1901 }
1902
1903 *PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
1904
1905 /*
1906 * Set the base platform string once; assumes
1907 * we're called with real pvr first.
1908 */
1909 if (*PTRRELOC(&powerpc_base_platform) == NULL)
1910 *PTRRELOC(&powerpc_base_platform) = t->platform;
1911
1912 #if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)
1913 /* ppc64 and booke expect identify_cpu to also call setup_cpu for
1914 * that processor. I will consolidate that at a later time, for now,
1915 * just use #ifdef. We also don't need to PTRRELOC the function
1916 * pointer on ppc64 and booke as we are running at 0 in real mode
1917 * on ppc64 and reloc_offset is always 0 on booke.
1918 */
1919 if (s->cpu_setup) {
1920 s->cpu_setup(offset, s);
1921 }
1922 #endif /* CONFIG_PPC64 || CONFIG_BOOKE */
1923 }
1924
1925 struct cpu_spec * __init identify_cpu(unsigned long offset, unsigned int pvr)
1926 {
1927 struct cpu_spec *s = cpu_specs;
1928 int i;
1929
1930 s = PTRRELOC(s);
1931
1932 for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++) {
1933 if ((pvr & s->pvr_mask) == s->pvr_value) {
1934 setup_cpu_spec(offset, s);
1935 return s;
1936 }
1937 }
1938
1939 BUG();
1940
1941 return NULL;
1942 }
Mirror of the linux-mips.org kernel tree