?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
The x86 timer interrupt handler is the only handler not traced in the
[linux-2.6/next.git] / arch / mips / include / asm / mach-au1x00 / gpio-au1000.h
blob1f41a522906d072b24ee8e78aeb5dfdd3af668a8
1 /*
2 * GPIO functions for Au1000, Au1500, Au1100, Au1550, Au1200
3 *
4 * Copyright (c) 2009 Manuel Lauss.
5 *
6 * Licensed under the terms outlined in the file COPYING.
7 */
8
9 #ifndef _ALCHEMY_GPIO_AU1000_H_
10 #define _ALCHEMY_GPIO_AU1000_H_
11
12 #include <asm/mach-au1x00/au1000.h>
13
14 /* The default GPIO numberspace as documented in the Alchemy manuals.
15 * GPIO0-31 from GPIO1 block, GPIO200-215 from GPIO2 block.
16 */
17 #define ALCHEMY_GPIO1_BASE 0
18 #define ALCHEMY_GPIO2_BASE 200
19
20 #define ALCHEMY_GPIO1_NUM 32
21 #define ALCHEMY_GPIO2_NUM 16
22 #define ALCHEMY_GPIO1_MAX (ALCHEMY_GPIO1_BASE + ALCHEMY_GPIO1_NUM - 1)
23 #define ALCHEMY_GPIO2_MAX (ALCHEMY_GPIO2_BASE + ALCHEMY_GPIO2_NUM - 1)
24
25 #define MAKE_IRQ(intc, off) (AU1000_INTC##intc##_INT_BASE + (off))
26
27 /* GPIO1 registers within SYS_ area */
28 #define SYS_TRIOUTRD 0x100
29 #define SYS_TRIOUTCLR 0x100
30 #define SYS_OUTPUTRD 0x108
31 #define SYS_OUTPUTSET 0x108
32 #define SYS_OUTPUTCLR 0x10C
33 #define SYS_PINSTATERD 0x110
34 #define SYS_PININPUTEN 0x110
35
36 /* register offsets within GPIO2 block */
37 #define GPIO2_DIR 0x00
38 #define GPIO2_OUTPUT 0x08
39 #define GPIO2_PINSTATE 0x0C
40 #define GPIO2_INTENABLE 0x10
41 #define GPIO2_ENABLE 0x14
42
43 struct gpio;
44
45 static inline int au1000_gpio1_to_irq(int gpio)
46 {
47 return MAKE_IRQ(1, gpio - ALCHEMY_GPIO1_BASE);
48 }
49
50 static inline int au1000_gpio2_to_irq(int gpio)
51 {
52 return -ENXIO;
53 }
54
55 static inline int au1000_irq_to_gpio(int irq)
56 {
57 if ((irq >= AU1000_GPIO0_INT) && (irq <= AU1000_GPIO31_INT))
58 return ALCHEMY_GPIO1_BASE + (irq - AU1000_GPIO0_INT) + 0;
59
60 return -ENXIO;
61 }
62
63 static inline int au1500_gpio1_to_irq(int gpio)
64 {
65 gpio -= ALCHEMY_GPIO1_BASE;
66
67 switch (gpio) {
68 case 0 ... 15:
69 case 20:
70 case 23 ... 28: return MAKE_IRQ(1, gpio);
71 }
72
73 return -ENXIO;
74 }
75
76 static inline int au1500_gpio2_to_irq(int gpio)
77 {
78 gpio -= ALCHEMY_GPIO2_BASE;
79
80 switch (gpio) {
81 case 0 ... 3: return MAKE_IRQ(1, 16 + gpio - 0);
82 case 4 ... 5: return MAKE_IRQ(1, 21 + gpio - 4);
83 case 6 ... 7: return MAKE_IRQ(1, 29 + gpio - 6);
84 }
85
86 return -ENXIO;
87 }
88
89 static inline int au1500_irq_to_gpio(int irq)
90 {
91 switch (irq) {
92 case AU1500_GPIO0_INT ... AU1500_GPIO15_INT:
93 case AU1500_GPIO20_INT:
94 case AU1500_GPIO23_INT ... AU1500_GPIO28_INT:
95 return ALCHEMY_GPIO1_BASE + (irq - AU1500_GPIO0_INT) + 0;
96 case AU1500_GPIO200_INT ... AU1500_GPIO203_INT:
97 return ALCHEMY_GPIO2_BASE + (irq - AU1500_GPIO200_INT) + 0;
98 case AU1500_GPIO204_INT ... AU1500_GPIO205_INT:
99 return ALCHEMY_GPIO2_BASE + (irq - AU1500_GPIO204_INT) + 4;
100 case AU1500_GPIO206_INT ... AU1500_GPIO207_INT:
101 return ALCHEMY_GPIO2_BASE + (irq - AU1500_GPIO206_INT) + 6;
102 case AU1500_GPIO208_215_INT:
103 return ALCHEMY_GPIO2_BASE + 8;
104 }
105
106 return -ENXIO;
107 }
108
109 static inline int au1100_gpio1_to_irq(int gpio)
110 {
111 return MAKE_IRQ(1, gpio - ALCHEMY_GPIO1_BASE);
112 }
113
114 static inline int au1100_gpio2_to_irq(int gpio)
115 {
116 gpio -= ALCHEMY_GPIO2_BASE;
117
118 if ((gpio >= 8) && (gpio <= 15))
119 return MAKE_IRQ(0, 29); /* shared GPIO208_215 */
120
121 return -ENXIO;
122 }
123
124 static inline int au1100_irq_to_gpio(int irq)
125 {
126 switch (irq) {
127 case AU1100_GPIO0_INT ... AU1100_GPIO31_INT:
128 return ALCHEMY_GPIO1_BASE + (irq - AU1100_GPIO0_INT) + 0;
129 case AU1100_GPIO208_215_INT:
130 return ALCHEMY_GPIO2_BASE + 8;
131 }
132
133 return -ENXIO;
134 }
135
136 static inline int au1550_gpio1_to_irq(int gpio)
137 {
138 gpio -= ALCHEMY_GPIO1_BASE;
139
140 switch (gpio) {
141 case 0 ... 15:
142 case 20 ... 28: return MAKE_IRQ(1, gpio);
143 case 16 ... 17: return MAKE_IRQ(1, 18 + gpio - 16);
144 }
145
146 return -ENXIO;
147 }
148
149 static inline int au1550_gpio2_to_irq(int gpio)
150 {
151 gpio -= ALCHEMY_GPIO2_BASE;
152
153 switch (gpio) {
154 case 0: return MAKE_IRQ(1, 16);
155 case 1 ... 5: return MAKE_IRQ(1, 17); /* shared GPIO201_205 */
156 case 6 ... 7: return MAKE_IRQ(1, 29 + gpio - 6);
157 case 8 ... 15: return MAKE_IRQ(1, 31); /* shared GPIO208_215 */
158 }
159
160 return -ENXIO;
161 }
162
163 static inline int au1550_irq_to_gpio(int irq)
164 {
165 switch (irq) {
166 case AU1550_GPIO0_INT ... AU1550_GPIO15_INT:
167 return ALCHEMY_GPIO1_BASE + (irq - AU1550_GPIO0_INT) + 0;
168 case AU1550_GPIO200_INT:
169 case AU1550_GPIO201_205_INT:
170 return ALCHEMY_GPIO2_BASE + (irq - AU1550_GPIO200_INT) + 0;
171 case AU1550_GPIO16_INT ... AU1550_GPIO28_INT:
172 return ALCHEMY_GPIO1_BASE + (irq - AU1550_GPIO16_INT) + 16;
173 case AU1550_GPIO206_INT ... AU1550_GPIO208_215_INT:
174 return ALCHEMY_GPIO2_BASE + (irq - AU1550_GPIO206_INT) + 6;
175 }
176
177 return -ENXIO;
178 }
179
180 static inline int au1200_gpio1_to_irq(int gpio)
181 {
182 return MAKE_IRQ(1, gpio - ALCHEMY_GPIO1_BASE);
183 }
184
185 static inline int au1200_gpio2_to_irq(int gpio)
186 {
187 gpio -= ALCHEMY_GPIO2_BASE;
188
189 switch (gpio) {
190 case 0 ... 2: return MAKE_IRQ(0, 5 + gpio - 0);
191 case 3: return MAKE_IRQ(0, 22);
192 case 4 ... 7: return MAKE_IRQ(0, 24 + gpio - 4);
193 case 8 ... 15: return MAKE_IRQ(0, 28); /* shared GPIO208_215 */
194 }
195
196 return -ENXIO;
197 }
198
199 static inline int au1200_irq_to_gpio(int irq)
200 {
201 switch (irq) {
202 case AU1200_GPIO0_INT ... AU1200_GPIO31_INT:
203 return ALCHEMY_GPIO1_BASE + (irq - AU1200_GPIO0_INT) + 0;
204 case AU1200_GPIO200_INT ... AU1200_GPIO202_INT:
205 return ALCHEMY_GPIO2_BASE + (irq - AU1200_GPIO200_INT) + 0;
206 case AU1200_GPIO203_INT:
207 return ALCHEMY_GPIO2_BASE + 3;
208 case AU1200_GPIO204_INT ... AU1200_GPIO208_215_INT:
209 return ALCHEMY_GPIO2_BASE + (irq - AU1200_GPIO204_INT) + 4;
210 }
211
212 return -ENXIO;
213 }
214
215 /*
216 * GPIO1 block macros for common linux gpio functions.
217 */
218 static inline void alchemy_gpio1_set_value(int gpio, int v)
219 {
220 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1000_SYS_PHYS_ADDR);
221 unsigned long mask = 1 << (gpio - ALCHEMY_GPIO1_BASE);
222 unsigned long r = v ? SYS_OUTPUTSET : SYS_OUTPUTCLR;
223 __raw_writel(mask, base + r);
224 wmb();
225 }
226
227 static inline int alchemy_gpio1_get_value(int gpio)
228 {
229 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1000_SYS_PHYS_ADDR);
230 unsigned long mask = 1 << (gpio - ALCHEMY_GPIO1_BASE);
231 return __raw_readl(base + SYS_PINSTATERD) & mask;
232 }
233
234 static inline int alchemy_gpio1_direction_input(int gpio)
235 {
236 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1000_SYS_PHYS_ADDR);
237 unsigned long mask = 1 << (gpio - ALCHEMY_GPIO1_BASE);
238 __raw_writel(mask, base + SYS_TRIOUTCLR);
239 wmb();
240 return 0;
241 }
242
243 static inline int alchemy_gpio1_direction_output(int gpio, int v)
244 {
245 /* hardware switches to "output" mode when one of the two
246 * "set_value" registers is accessed.
247 */
248 alchemy_gpio1_set_value(gpio, v);
249 return 0;
250 }
251
252 static inline int alchemy_gpio1_is_valid(int gpio)
253 {
254 return ((gpio >= ALCHEMY_GPIO1_BASE) && (gpio <= ALCHEMY_GPIO1_MAX));
255 }
256
257 static inline int alchemy_gpio1_to_irq(int gpio)
258 {
259 switch (alchemy_get_cputype()) {
260 case ALCHEMY_CPU_AU1000:
261 return au1000_gpio1_to_irq(gpio);
262 case ALCHEMY_CPU_AU1100:
263 return au1100_gpio1_to_irq(gpio);
264 case ALCHEMY_CPU_AU1500:
265 return au1500_gpio1_to_irq(gpio);
266 case ALCHEMY_CPU_AU1550:
267 return au1550_gpio1_to_irq(gpio);
268 case ALCHEMY_CPU_AU1200:
269 return au1200_gpio1_to_irq(gpio);
270 }
271 return -ENXIO;
272 }
273
274 /*
275 * GPIO2 block macros for common linux GPIO functions. The 'gpio'
276 * parameter must be in range of ALCHEMY_GPIO2_BASE..ALCHEMY_GPIO2_MAX.
277 */
278 static inline void __alchemy_gpio2_mod_dir(int gpio, int to_out)
279 {
280 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1500_GPIO2_PHYS_ADDR);
281 unsigned long mask = 1 << (gpio - ALCHEMY_GPIO2_BASE);
282 unsigned long d = __raw_readl(base + GPIO2_DIR);
283
284 if (to_out)
285 d |= mask;
286 else
287 d &= ~mask;
288 __raw_writel(d, base + GPIO2_DIR);
289 wmb();
290 }
291
292 static inline void alchemy_gpio2_set_value(int gpio, int v)
293 {
294 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1500_GPIO2_PHYS_ADDR);
295 unsigned long mask;
296 mask = ((v) ? 0x00010001 : 0x00010000) << (gpio - ALCHEMY_GPIO2_BASE);
297 __raw_writel(mask, base + GPIO2_OUTPUT);
298 wmb();
299 }
300
301 static inline int alchemy_gpio2_get_value(int gpio)
302 {
303 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1500_GPIO2_PHYS_ADDR);
304 return __raw_readl(base + GPIO2_PINSTATE) & (1 << (gpio - ALCHEMY_GPIO2_BASE));
305 }
306
307 static inline int alchemy_gpio2_direction_input(int gpio)
308 {
309 unsigned long flags;
310 local_irq_save(flags);
311 __alchemy_gpio2_mod_dir(gpio, 0);
312 local_irq_restore(flags);
313 return 0;
314 }
315
316 static inline int alchemy_gpio2_direction_output(int gpio, int v)
317 {
318 unsigned long flags;
319 alchemy_gpio2_set_value(gpio, v);
320 local_irq_save(flags);
321 __alchemy_gpio2_mod_dir(gpio, 1);
322 local_irq_restore(flags);
323 return 0;
324 }
325
326 static inline int alchemy_gpio2_is_valid(int gpio)
327 {
328 return ((gpio >= ALCHEMY_GPIO2_BASE) && (gpio <= ALCHEMY_GPIO2_MAX));
329 }
330
331 static inline int alchemy_gpio2_to_irq(int gpio)
332 {
333 switch (alchemy_get_cputype()) {
334 case ALCHEMY_CPU_AU1000:
335 return au1000_gpio2_to_irq(gpio);
336 case ALCHEMY_CPU_AU1100:
337 return au1100_gpio2_to_irq(gpio);
338 case ALCHEMY_CPU_AU1500:
339 return au1500_gpio2_to_irq(gpio);
340 case ALCHEMY_CPU_AU1550:
341 return au1550_gpio2_to_irq(gpio);
342 case ALCHEMY_CPU_AU1200:
343 return au1200_gpio2_to_irq(gpio);
344 }
345 return -ENXIO;
346 }
347
348 /**********************************************************************/
349
350 /* On Au1000, Au1500 and Au1100 GPIOs won't work as inputs before
351 * SYS_PININPUTEN is written to at least once. On Au1550/Au1200 this
352 * register enables use of GPIOs as wake source.
353 */
354 static inline void alchemy_gpio1_input_enable(void)
355 {
356 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1000_SYS_PHYS_ADDR);
357 __raw_writel(0, base + SYS_PININPUTEN); /* the write op is key */
358 wmb();
359 }
360
361 /* GPIO2 shared interrupts and control */
362
363 static inline void __alchemy_gpio2_mod_int(int gpio2, int en)
364 {
365 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1500_GPIO2_PHYS_ADDR);
366 unsigned long r = __raw_readl(base + GPIO2_INTENABLE);
367 if (en)
368 r |= 1 << gpio2;
369 else
370 r &= ~(1 << gpio2);
371 __raw_writel(r, base + GPIO2_INTENABLE);
372 wmb();
373 }
374
375 /**
376 * alchemy_gpio2_enable_int - Enable a GPIO2 pins' shared irq contribution.
377 * @gpio2: The GPIO2 pin to activate (200...215).
378 *
379 * GPIO208-215 have one shared interrupt line to the INTC. They are
380 * and'ed with a per-pin enable bit and finally or'ed together to form
381 * a single irq request (useful for active-high sources).
382 * With this function, a pins' individual contribution to the int request
383 * can be enabled. As with all other GPIO-based interrupts, the INTC
384 * must be programmed to accept the GPIO208_215 interrupt as well.
385 *
386 * NOTE: Calling this macro is only necessary for GPIO208-215; all other
387 * GPIO2-based interrupts have their own request to the INTC. Please
388 * consult your Alchemy databook for more information!
389 *
390 * NOTE: On the Au1550, GPIOs 201-205 also have a shared interrupt request
391 * line to the INTC, GPIO201_205. This function can be used for those
392 * as well.
393 *
394 * NOTE: 'gpio2' parameter must be in range of the GPIO2 numberspace
395 * (200-215 by default). No sanity checks are made,
396 */
397 static inline void alchemy_gpio2_enable_int(int gpio2)
398 {
399 unsigned long flags;
400
401 gpio2 -= ALCHEMY_GPIO2_BASE;
402
403 /* Au1100/Au1500 have GPIO208-215 enable bits at 0..7 */
404 switch (alchemy_get_cputype()) {
405 case ALCHEMY_CPU_AU1100:
406 case ALCHEMY_CPU_AU1500:
407 gpio2 -= 8;
408 }
409
410 local_irq_save(flags);
411 __alchemy_gpio2_mod_int(gpio2, 1);
412 local_irq_restore(flags);
413 }
414
415 /**
416 * alchemy_gpio2_disable_int - Disable a GPIO2 pins' shared irq contribution.
417 * @gpio2: The GPIO2 pin to activate (200...215).
418 *
419 * see function alchemy_gpio2_enable_int() for more information.
420 */
421 static inline void alchemy_gpio2_disable_int(int gpio2)
422 {
423 unsigned long flags;
424
425 gpio2 -= ALCHEMY_GPIO2_BASE;
426
427 /* Au1100/Au1500 have GPIO208-215 enable bits at 0..7 */
428 switch (alchemy_get_cputype()) {
429 case ALCHEMY_CPU_AU1100:
430 case ALCHEMY_CPU_AU1500:
431 gpio2 -= 8;
432 }
433
434 local_irq_save(flags);
435 __alchemy_gpio2_mod_int(gpio2, 0);
436 local_irq_restore(flags);
437 }
438
439 /**
440 * alchemy_gpio2_enable - Activate GPIO2 block.
441 *
442 * The GPIO2 block must be enabled excplicitly to work. On systems
443 * where this isn't done by the bootloader, this macro can be used.
444 */
445 static inline void alchemy_gpio2_enable(void)
446 {
447 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1500_GPIO2_PHYS_ADDR);
448 __raw_writel(3, base + GPIO2_ENABLE); /* reset, clock enabled */
449 wmb();
450 __raw_writel(1, base + GPIO2_ENABLE); /* clock enabled */
451 wmb();
452 }
453
454 /**
455 * alchemy_gpio2_disable - disable GPIO2 block.
456 *
457 * Disable and put GPIO2 block in low-power mode.
458 */
459 static inline void alchemy_gpio2_disable(void)
460 {
461 void __iomem *base = (void __iomem *)KSEG1ADDR(AU1500_GPIO2_PHYS_ADDR);
462 __raw_writel(2, base + GPIO2_ENABLE); /* reset, clock disabled */
463 wmb();
464 }
465
466 /**********************************************************************/
467
468 /* wrappers for on-chip gpios; can be used before gpio chips have been
469 * registered with gpiolib.
470 */
471 static inline int alchemy_gpio_direction_input(int gpio)
472 {
473 return (gpio >= ALCHEMY_GPIO2_BASE) ?
474 alchemy_gpio2_direction_input(gpio) :
475 alchemy_gpio1_direction_input(gpio);
476 }
477
478 static inline int alchemy_gpio_direction_output(int gpio, int v)
479 {
480 return (gpio >= ALCHEMY_GPIO2_BASE) ?
481 alchemy_gpio2_direction_output(gpio, v) :
482 alchemy_gpio1_direction_output(gpio, v);
483 }
484
485 static inline int alchemy_gpio_get_value(int gpio)
486 {
487 return (gpio >= ALCHEMY_GPIO2_BASE) ?
488 alchemy_gpio2_get_value(gpio) :
489 alchemy_gpio1_get_value(gpio);
490 }
491
492 static inline void alchemy_gpio_set_value(int gpio, int v)
493 {
494 if (gpio >= ALCHEMY_GPIO2_BASE)
495 alchemy_gpio2_set_value(gpio, v);
496 else
497 alchemy_gpio1_set_value(gpio, v);
498 }
499
500 static inline int alchemy_gpio_is_valid(int gpio)
501 {
502 return (gpio >= ALCHEMY_GPIO2_BASE) ?
503 alchemy_gpio2_is_valid(gpio) :
504 alchemy_gpio1_is_valid(gpio);
505 }
506
507 static inline int alchemy_gpio_cansleep(int gpio)
508 {
509 return 0; /* Alchemy never gets tired */
510 }
511
512 static inline int alchemy_gpio_to_irq(int gpio)
513 {
514 return (gpio >= ALCHEMY_GPIO2_BASE) ?
515 alchemy_gpio2_to_irq(gpio) :
516 alchemy_gpio1_to_irq(gpio);
517 }
518
519 static inline int alchemy_irq_to_gpio(int irq)
520 {
521 switch (alchemy_get_cputype()) {
522 case ALCHEMY_CPU_AU1000:
523 return au1000_irq_to_gpio(irq);
524 case ALCHEMY_CPU_AU1100:
525 return au1100_irq_to_gpio(irq);
526 case ALCHEMY_CPU_AU1500:
527 return au1500_irq_to_gpio(irq);
528 case ALCHEMY_CPU_AU1550:
529 return au1550_irq_to_gpio(irq);
530 case ALCHEMY_CPU_AU1200:
531 return au1200_irq_to_gpio(irq);
532 }
533 return -ENXIO;
534 }
535
536 /**********************************************************************/
537
538 /* Linux gpio framework integration.
539 *
540 * 4 use cases of Au1000-Au1200 GPIOS:
541 *(1) GPIOLIB=y, ALCHEMY_GPIO_INDIRECT=y:
542 * Board must register gpiochips.
543 *(2) GPIOLIB=y, ALCHEMY_GPIO_INDIRECT=n:
544 * 2 (1 for Au1000) gpio_chips are registered.
545 *
546 *(3) GPIOLIB=n, ALCHEMY_GPIO_INDIRECT=y:
547 * the boards' gpio.h must provide the linux gpio wrapper functions,
548 *
549 *(4) GPIOLIB=n, ALCHEMY_GPIO_INDIRECT=n:
550 * inlinable gpio functions are provided which enable access to the
551 * Au1000 gpios only by using the numbers straight out of the data-
552 * sheets.
553
554 * Cases 1 and 3 are intended for boards which want to provide their own
555 * GPIO namespace and -operations (i.e. for example you have 8 GPIOs
556 * which are in part provided by spare Au1000 GPIO pins and in part by
557 * an external FPGA but you still want them to be accssible in linux
558 * as gpio0-7. The board can of course use the alchemy_gpioX_* functions
559 * as required).
560 */
561
562 #ifndef CONFIG_GPIOLIB
563
564
565 #ifndef CONFIG_ALCHEMY_GPIO_INDIRECT /* case (4) */
566
567 static inline int gpio_direction_input(int gpio)
568 {
569 return alchemy_gpio_direction_input(gpio);
570 }
571
572 static inline int gpio_direction_output(int gpio, int v)
573 {
574 return alchemy_gpio_direction_output(gpio, v);
575 }
576
577 static inline int gpio_get_value(int gpio)
578 {
579 return alchemy_gpio_get_value(gpio);
580 }
581
582 static inline void gpio_set_value(int gpio, int v)
583 {
584 alchemy_gpio_set_value(gpio, v);
585 }
586
587 static inline int gpio_get_value_cansleep(unsigned gpio)
588 {
589 return gpio_get_value(gpio);
590 }
591
592 static inline void gpio_set_value_cansleep(unsigned gpio, int value)
593 {
594 gpio_set_value(gpio, value);
595 }
596
597 static inline int gpio_is_valid(int gpio)
598 {
599 return alchemy_gpio_is_valid(gpio);
600 }
601
602 static inline int gpio_cansleep(int gpio)
603 {
604 return alchemy_gpio_cansleep(gpio);
605 }
606
607 static inline int gpio_to_irq(int gpio)
608 {
609 return alchemy_gpio_to_irq(gpio);
610 }
611
612 static inline int irq_to_gpio(int irq)
613 {
614 return alchemy_irq_to_gpio(irq);
615 }
616
617 static inline int gpio_request(unsigned gpio, const char *label)
618 {
619 return 0;
620 }
621
622 static inline int gpio_request_one(unsigned gpio,
623 unsigned long flags, const char *label)
624 {
625 return 0;
626 }
627
628 static inline int gpio_request_array(struct gpio *array, size_t num)
629 {
630 return 0;
631 }
632
633 static inline void gpio_free(unsigned gpio)
634 {
635 }
636
637 static inline void gpio_free_array(struct gpio *array, size_t num)
638 {
639 }
640
641 static inline int gpio_set_debounce(unsigned gpio, unsigned debounce)
642 {
643 return -ENOSYS;
644 }
645
646 static inline int gpio_export(unsigned gpio, bool direction_may_change)
647 {
648 return -ENOSYS;
649 }
650
651 static inline int gpio_export_link(struct device *dev, const char *name,
652 unsigned gpio)
653 {
654 return -ENOSYS;
655 }
656
657 static inline int gpio_sysfs_set_active_low(unsigned gpio, int value)
658 {
659 return -ENOSYS;
660 }
661
662 static inline void gpio_unexport(unsigned gpio)
663 {
664 }
665
666 #endif /* !CONFIG_ALCHEMY_GPIO_INDIRECT */
667
668
669 #else /* CONFIG GPIOLIB */
670
671
672 /* using gpiolib to provide up to 2 gpio_chips for on-chip gpios */
673 #ifndef CONFIG_ALCHEMY_GPIO_INDIRECT /* case (2) */
674
675 /* get everything through gpiolib */
676 #define gpio_to_irq __gpio_to_irq
677 #define gpio_get_value __gpio_get_value
678 #define gpio_set_value __gpio_set_value
679 #define gpio_cansleep __gpio_cansleep
680 #define irq_to_gpio alchemy_irq_to_gpio
681
682 #include <asm-generic/gpio.h>
683
684 #endif /* !CONFIG_ALCHEMY_GPIO_INDIRECT */
685
686
687 #endif /* !CONFIG_GPIOLIB */
688
689 #endif /* _ALCHEMY_GPIO_AU1000_H_ */
linux-next