2 * Header for MultiMediaCard (MMC)
4 * Copyright 2002 Hewlett-Packard Company
6 * Use consistent with the GNU GPL is permitted,
7 * provided that this copyright notice is
8 * preserved in its entirety in all copies and derived works.
10 * HEWLETT-PACKARD COMPANY MAKES NO WARRANTIES, EXPRESSED OR IMPLIED,
11 * AS TO THE USEFULNESS OR CORRECTNESS OF THIS CODE OR ITS
12 * FITNESS FOR ANY PARTICULAR PURPOSE.
14 * Many thanks to Alessandro Rubini and Jonathan Corbet!
16 * Based strongly on code by:
18 * Author: Yong-iL Joh <tolkien@mizi.com>
19 * Date : $Date: 2002/06/18 12:37:30 $
21 * Author: Andrew Christian
25 #ifndef MMC_MMC_PROTOCOL_H
26 #define MMC_MMC_PROTOCOL_H
28 /* Standard MMC commands (3.1) type argument response */
30 #define MMC_GO_IDLE_STATE 0 /* bc */
31 #define MMC_SEND_OP_COND 1 /* bcr [31:0] OCR R3 */
32 #define MMC_ALL_SEND_CID 2 /* bcr R2 */
33 #define MMC_SET_RELATIVE_ADDR 3 /* ac [31:16] RCA R1 */
34 #define MMC_SET_DSR 4 /* bc [31:16] RCA */
35 #define MMC_SELECT_CARD 7 /* ac [31:16] RCA R1 */
36 #define MMC_SEND_CSD 9 /* ac [31:16] RCA R2 */
37 #define MMC_SEND_CID 10 /* ac [31:16] RCA R2 */
38 #define MMC_READ_DAT_UNTIL_STOP 11 /* adtc [31:0] dadr R1 */
39 #define MMC_STOP_TRANSMISSION 12 /* ac R1b */
40 #define MMC_SEND_STATUS 13 /* ac [31:16] RCA R1 */
41 #define MMC_GO_INACTIVE_STATE 15 /* ac [31:16] RCA */
44 #define MMC_SET_BLOCKLEN 16 /* ac [31:0] block len R1 */
45 #define MMC_READ_SINGLE_BLOCK 17 /* adtc [31:0] data addr R1 */
46 #define MMC_READ_MULTIPLE_BLOCK 18 /* adtc [31:0] data addr R1 */
49 #define MMC_WRITE_DAT_UNTIL_STOP 20 /* adtc [31:0] data addr R1 */
52 #define MMC_SET_BLOCK_COUNT 23 /* adtc [31:0] data addr R1 */
53 #define MMC_WRITE_BLOCK 24 /* adtc [31:0] data addr R1 */
54 #define MMC_WRITE_MULTIPLE_BLOCK 25 /* adtc R1 */
55 #define MMC_PROGRAM_CID 26 /* adtc R1 */
56 #define MMC_PROGRAM_CSD 27 /* adtc R1 */
59 #define MMC_SET_WRITE_PROT 28 /* ac [31:0] data addr R1b */
60 #define MMC_CLR_WRITE_PROT 29 /* ac [31:0] data addr R1b */
61 #define MMC_SEND_WRITE_PROT 30 /* adtc [31:0] wpdata addr R1 */
64 #define MMC_ERASE_GROUP_START 35 /* ac [31:0] data addr R1 */
65 #define MMC_ERASE_GROUP_END 36 /* ac [31:0] data addr R1 */
66 #define MMC_ERASE 38 /* ac R1b */
69 #define MMC_FAST_IO 39 /* ac <Complex> R4 */
70 #define MMC_GO_IRQ_STATE 40 /* bcr R5 */
73 #define MMC_LOCK_UNLOCK 42 /* adtc R1b */
76 #define MMC_APP_CMD 55 /* ac [31:16] RCA R1 */
77 #define MMC_GEN_CMD 56 /* adtc [0] RD/WR R1 */
79 /* SD commands type argument response */
81 /* This is basically the same command as for MMC with some quirks. */
82 #define SD_SEND_RELATIVE_ADDR 3 /* ac R6 */
84 /* Application commands */
85 #define SD_APP_SET_BUS_WIDTH 6 /* ac [1:0] bus width R1 */
86 #define SD_APP_OP_COND 41 /* bcr [31:0] OCR R3 */
87 #define SD_APP_SEND_SCR 51 /* adtc R1 */
94 r : detected and set for the actual command response
95 x : detected and set during command execution. the host must poll
96 the card by sending status command in order to read these bits.
98 a : according to the card state
99 b : always related to the previous command. Reception of
100 a valid command will clear it (with a delay of one command)
104 #define R1_OUT_OF_RANGE (1 << 31) /* er, c */
105 #define R1_ADDRESS_ERROR (1 << 30) /* erx, c */
106 #define R1_BLOCK_LEN_ERROR (1 << 29) /* er, c */
107 #define R1_ERASE_SEQ_ERROR (1 << 28) /* er, c */
108 #define R1_ERASE_PARAM (1 << 27) /* ex, c */
109 #define R1_WP_VIOLATION (1 << 26) /* erx, c */
110 #define R1_CARD_IS_LOCKED (1 << 25) /* sx, a */
111 #define R1_LOCK_UNLOCK_FAILED (1 << 24) /* erx, c */
112 #define R1_COM_CRC_ERROR (1 << 23) /* er, b */
113 #define R1_ILLEGAL_COMMAND (1 << 22) /* er, b */
114 #define R1_CARD_ECC_FAILED (1 << 21) /* ex, c */
115 #define R1_CC_ERROR (1 << 20) /* erx, c */
116 #define R1_ERROR (1 << 19) /* erx, c */
117 #define R1_UNDERRUN (1 << 18) /* ex, c */
118 #define R1_OVERRUN (1 << 17) /* ex, c */
119 #define R1_CID_CSD_OVERWRITE (1 << 16) /* erx, c, CID/CSD overwrite */
120 #define R1_WP_ERASE_SKIP (1 << 15) /* sx, c */
121 #define R1_CARD_ECC_DISABLED (1 << 14) /* sx, a */
122 #define R1_ERASE_RESET (1 << 13) /* sr, c */
123 #define R1_STATUS(x) (x & 0xFFFFE000)
124 #define R1_CURRENT_STATE(x) ((x & 0x00001E00) >> 9) /* sx, b (4 bits) */
125 #define R1_READY_FOR_DATA (1 << 8) /* sx, a */
126 #define R1_APP_CMD (1 << 5) /* sr, c */
128 /* These are unpacked versions of the actual responses */
139 u8 write_blk_misalign
;
140 u8 read_blk_misalign
;
149 struct { /* MMC system specification version 3.1 */
153 struct { /* MMC system specification version 2.2 */
166 u8 perm_write_protect
;
167 u8 tmp_write_protect
;
172 #define MMC_VDD_145_150 0x00000001 /* VDD voltage 1.45 - 1.50 */
173 #define MMC_VDD_150_155 0x00000002 /* VDD voltage 1.50 - 1.55 */
174 #define MMC_VDD_155_160 0x00000004 /* VDD voltage 1.55 - 1.60 */
175 #define MMC_VDD_160_165 0x00000008 /* VDD voltage 1.60 - 1.65 */
176 #define MMC_VDD_165_170 0x00000010 /* VDD voltage 1.65 - 1.70 */
177 #define MMC_VDD_17_18 0x00000020 /* VDD voltage 1.7 - 1.8 */
178 #define MMC_VDD_18_19 0x00000040 /* VDD voltage 1.8 - 1.9 */
179 #define MMC_VDD_19_20 0x00000080 /* VDD voltage 1.9 - 2.0 */
180 #define MMC_VDD_20_21 0x00000100 /* VDD voltage 2.0 ~ 2.1 */
181 #define MMC_VDD_21_22 0x00000200 /* VDD voltage 2.1 ~ 2.2 */
182 #define MMC_VDD_22_23 0x00000400 /* VDD voltage 2.2 ~ 2.3 */
183 #define MMC_VDD_23_24 0x00000800 /* VDD voltage 2.3 ~ 2.4 */
184 #define MMC_VDD_24_25 0x00001000 /* VDD voltage 2.4 ~ 2.5 */
185 #define MMC_VDD_25_26 0x00002000 /* VDD voltage 2.5 ~ 2.6 */
186 #define MMC_VDD_26_27 0x00004000 /* VDD voltage 2.6 ~ 2.7 */
187 #define MMC_VDD_27_28 0x00008000 /* VDD voltage 2.7 ~ 2.8 */
188 #define MMC_VDD_28_29 0x00010000 /* VDD voltage 2.8 ~ 2.9 */
189 #define MMC_VDD_29_30 0x00020000 /* VDD voltage 2.9 ~ 3.0 */
190 #define MMC_VDD_30_31 0x00040000 /* VDD voltage 3.0 ~ 3.1 */
191 #define MMC_VDD_31_32 0x00080000 /* VDD voltage 3.1 ~ 3.2 */
192 #define MMC_VDD_32_33 0x00100000 /* VDD voltage 3.2 ~ 3.3 */
193 #define MMC_VDD_33_34 0x00200000 /* VDD voltage 3.3 ~ 3.4 */
194 #define MMC_VDD_34_35 0x00400000 /* VDD voltage 3.4 ~ 3.5 */
195 #define MMC_VDD_35_36 0x00800000 /* VDD voltage 3.5 ~ 3.6 */
196 #define MMC_CARD_BUSY 0x80000000 /* Card Power up status bit */
199 * Card Command Classes (CCC)
201 #define CCC_BASIC (1<<0) /* (0) Basic protocol functions */
202 /* (CMD0,1,2,3,4,7,9,10,12,13,15) */
203 #define CCC_STREAM_READ (1<<1) /* (1) Stream read commands */
205 #define CCC_BLOCK_READ (1<<2) /* (2) Block read commands */
207 #define CCC_STREAM_WRITE (1<<3) /* (3) Stream write commands */
209 #define CCC_BLOCK_WRITE (1<<4) /* (4) Block write commands */
210 /* (CMD16,24,25,26,27) */
211 #define CCC_ERASE (1<<5) /* (5) Ability to erase blocks */
212 /* (CMD32,33,34,35,36,37,38,39) */
213 #define CCC_WRITE_PROT (1<<6) /* (6) Able to write protect blocks */
215 #define CCC_LOCK_CARD (1<<7) /* (7) Able to lock down card */
217 #define CCC_APP_SPEC (1<<8) /* (8) Application specific */
218 /* (CMD55,56,57,ACMD*) */
219 #define CCC_IO_MODE (1<<9) /* (9) I/O mode */
220 /* (CMD5,39,40,52,53) */
221 #define CCC_SWITCH (1<<10) /* (10) High speed switch */
222 /* (CMD6,34,35,36,37,50) */
227 * CSD field definitions
230 #define CSD_STRUCT_VER_1_0 0 /* Valid for system specification 1.0 - 1.2 */
231 #define CSD_STRUCT_VER_1_1 1 /* Valid for system specification 1.4 - 2.2 */
232 #define CSD_STRUCT_VER_1_2 2 /* Valid for system specification 3.1 */
234 #define CSD_SPEC_VER_0 0 /* Implements system specification 1.0 - 1.2 */
235 #define CSD_SPEC_VER_1 1 /* Implements system specification 1.4 */
236 #define CSD_SPEC_VER_2 2 /* Implements system specification 2.0 - 2.2 */
237 #define CSD_SPEC_VER_3 3 /* Implements system specification 3.1 */
243 #define SD_BUS_WIDTH_1 0
244 #define SD_BUS_WIDTH_4 2
246 #endif /* MMC_MMC_PROTOCOL_H */