arch/arm/mach-exynos4/cpu.c

   1 /* linux/arch/arm/mach-exynos4/cpu.c
   2  *
   3  * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
   4  *              http://www.samsung.com
   5  *
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License version 2 as
   8  * published by the Free Software Foundation.
   9 */
  10
  11 #include <linux/sched.h>
  12 #include <linux/sysdev.h>
  13
  14 #include <asm/mach/map.h>
  15 #include <asm/mach/irq.h>
  16
  17 #include <asm/proc-fns.h>
  18 #include <asm/hardware/cache-l2x0.h>
  19
  20 #include <plat/cpu.h>
  21 #include <plat/clock.h>
  22 #include <plat/exynos4.h>
  23 #include <plat/sdhci.h>
  24 #include <plat/devs.h>
  25 #include <plat/fimc-core.h>
  26
  27 #include <mach/regs-irq.h>
  28
  29 extern int combiner_init(unsigned int combiner_nr, void __iomem *base,
  30                          unsigned int irq_start);
  31 extern void combiner_cascade_irq(unsigned int combiner_nr, unsigned int irq);
  32
  33 /* Initial IO mappings */
  34 static struct map_desc exynos4_iodesc[] __initdata = {
  35         {
  36                 .virtual        = (unsigned long)S5P_VA_SYSTIMER,
  37                 .pfn            = __phys_to_pfn(EXYNOS4_PA_SYSTIMER),
  38                 .length         = SZ_4K,
  39                 .type           = MT_DEVICE,
  40         }, {
  41                 .virtual        = (unsigned long)S5P_VA_SYSRAM,
  42                 .pfn            = __phys_to_pfn(EXYNOS4_PA_SYSRAM),
  43                 .length         = SZ_4K,
  44                 .type           = MT_DEVICE,
  45         }, {
  46                 .virtual        = (unsigned long)S5P_VA_CMU,
  47                 .pfn            = __phys_to_pfn(EXYNOS4_PA_CMU),
  48                 .length         = SZ_128K,
  49                 .type           = MT_DEVICE,
  50         }, {
  51                 .virtual        = (unsigned long)S5P_VA_PMU,
  52                 .pfn            = __phys_to_pfn(EXYNOS4_PA_PMU),
  53                 .length         = SZ_64K,
  54                 .type           = MT_DEVICE,
  55         }, {
  56                 .virtual        = (unsigned long)S5P_VA_COMBINER_BASE,
  57                 .pfn            = __phys_to_pfn(EXYNOS4_PA_COMBINER),
  58                 .length         = SZ_4K,
  59                 .type           = MT_DEVICE,
  60         }, {
  61                 .virtual        = (unsigned long)S5P_VA_COREPERI_BASE,
  62                 .pfn            = __phys_to_pfn(EXYNOS4_PA_COREPERI),
  63                 .length         = SZ_8K,
  64                 .type           = MT_DEVICE,
  65         }, {
  66                 .virtual        = (unsigned long)S5P_VA_L2CC,
  67                 .pfn            = __phys_to_pfn(EXYNOS4_PA_L2CC),
  68                 .length         = SZ_4K,
  69                 .type           = MT_DEVICE,
  70         }, {
  71                 .virtual        = (unsigned long)S5P_VA_GPIO1,
  72                 .pfn            = __phys_to_pfn(EXYNOS4_PA_GPIO1),
  73                 .length         = SZ_4K,
  74                 .type           = MT_DEVICE,
  75         }, {
  76                 .virtual        = (unsigned long)S5P_VA_GPIO2,
  77                 .pfn            = __phys_to_pfn(EXYNOS4_PA_GPIO2),
  78                 .length         = SZ_4K,
  79                 .type           = MT_DEVICE,
  80         }, {
  81                 .virtual        = (unsigned long)S5P_VA_GPIO3,
  82                 .pfn            = __phys_to_pfn(EXYNOS4_PA_GPIO3),
  83                 .length         = SZ_256,
  84                 .type           = MT_DEVICE,
  85         }, {
  86                 .virtual        = (unsigned long)S5P_VA_DMC0,
  87                 .pfn            = __phys_to_pfn(EXYNOS4_PA_DMC0),
  88                 .length         = SZ_4K,
  89                 .type           = MT_DEVICE,
  90         }, {
  91                 .virtual        = (unsigned long)S3C_VA_UART,
  92                 .pfn            = __phys_to_pfn(S3C_PA_UART),
  93                 .length         = SZ_512K,
  94                 .type           = MT_DEVICE,
  95         }, {
  96                 .virtual        = (unsigned long)S5P_VA_SROMC,
  97                 .pfn            = __phys_to_pfn(EXYNOS4_PA_SROMC),
  98                 .length         = SZ_4K,
  99                 .type           = MT_DEVICE,
 100         }, {
 101                 .virtual        = (unsigned long)S3C_VA_USB_HSPHY,
 102                 .pfn            = __phys_to_pfn(EXYNOS4_PA_HSPHY),
 103                 .length         = SZ_4K,
 104                 .type           = MT_DEVICE,
 105         }
 106 };
 107
 108 static void exynos4_idle(void)
 109 {
 110         if (!need_resched())
 111                 cpu_do_idle();
 112
 113         local_irq_enable();
 114 }
 115
 116 /*
 117  * exynos4_map_io
 118  *
 119  * register the standard cpu IO areas
 120  */
 121 void __init exynos4_map_io(void)
 122 {
 123         iotable_init(exynos4_iodesc, ARRAY_SIZE(exynos4_iodesc));
 124
 125         /* initialize device information early */
 126         exynos4_default_sdhci0();
 127         exynos4_default_sdhci1();
 128         exynos4_default_sdhci2();
 129         exynos4_default_sdhci3();
 130
 131         s3c_fimc_setname(0, "exynos4-fimc");
 132         s3c_fimc_setname(1, "exynos4-fimc");
 133         s3c_fimc_setname(2, "exynos4-fimc");
 134         s3c_fimc_setname(3, "exynos4-fimc");
 135 }
 136
 137 void __init exynos4_init_clocks(int xtal)
 138 {
 139         printk(KERN_DEBUG "%s: initializing clocks\n", __func__);
 140
 141         s3c24xx_register_baseclocks(xtal);
 142         s5p_register_clocks(xtal);
 143         exynos4_register_clocks();
 144         exynos4_setup_clocks();
 145 }
 146
 147 void __init exynos4_init_irq(void)
 148 {
 149         int irq;
 150
 151         gic_init(0, IRQ_LOCALTIMER, S5P_VA_GIC_DIST, S5P_VA_GIC_CPU);
 152
 153         for (irq = 0; irq < MAX_COMBINER_NR; irq++) {
 154
 155                 /*
 156                  * From SPI(0) to SPI(39) and SPI(51), SPI(53) are
 157                  * connected to the interrupt combiner. These irqs
 158                  * should be initialized to support cascade interrupt.
 159                  */
 160                 if ((irq >= 40) && !(irq == 51) && !(irq == 53))
 161                         continue;
 162
 163                 combiner_init(irq, (void __iomem *)S5P_VA_COMBINER(irq),
 164                                 COMBINER_IRQ(irq, 0));
 165                 combiner_cascade_irq(irq, IRQ_SPI(irq));
 166         }
 167
 168         /* The parameters of s5p_init_irq() are for VIC init.
 169          * Theses parameters should be NULL and 0 because EXYNOS4
 170          * uses GIC instead of VIC.
 171          */
 172         s5p_init_irq(NULL, 0);
 173 }
 174
 175 struct sysdev_class exynos4_sysclass = {
 176         .name   = "exynos4-core",
 177 };
 178
 179 static struct sys_device exynos4_sysdev = {
 180         .cls    = &exynos4_sysclass,
 181 };
 182
 183 static int __init exynos4_core_init(void)
 184 {
 185         return sysdev_class_register(&exynos4_sysclass);
 186 }
 187
 188 core_initcall(exynos4_core_init);
 189
 190 #ifdef CONFIG_CACHE_L2X0
 191 static int __init exynos4_l2x0_cache_init(void)
 192 {
 193         /* TAG, Data Latency Control: 2cycle */
 194         __raw_writel(0x110, S5P_VA_L2CC + L2X0_TAG_LATENCY_CTRL);
 195         __raw_writel(0x110, S5P_VA_L2CC + L2X0_DATA_LATENCY_CTRL);
 196
 197         /* L2X0 Prefetch Control */
 198         __raw_writel(0x30000007, S5P_VA_L2CC + L2X0_PREFETCH_CTRL);
 199
 200         /* L2X0 Power Control */
 201         __raw_writel(L2X0_DYNAMIC_CLK_GATING_EN | L2X0_STNDBY_MODE_EN,
 202                      S5P_VA_L2CC + L2X0_POWER_CTRL);
 203
 204         l2x0_init(S5P_VA_L2CC, 0x7C470001, 0xC200ffff);
 205
 206         return 0;
 207 }
 208
 209 early_initcall(exynos4_l2x0_cache_init);
 210 #endif
 211
 212 int __init exynos4_init(void)
 213 {
 214         printk(KERN_INFO "EXYNOS4: Initializing architecture\n");
 215
 216         /* set idle function */
 217         pm_idle = exynos4_idle;
 218
 219         return sysdev_register(&exynos4_sysdev);
 220 }