drivers/media/dvb/frontends/ves1820.c

   1 /*
   2     VES1820  - Single Chip Cable Channel Receiver driver module
   3
   4     Copyright (C) 1999 Convergence Integrated Media GmbH <ralph@convergence.de>
   5
   6     This program is free software; you can redistribute it and/or modify
   7     it under the terms of the GNU General Public License as published by
   8     the Free Software Foundation; either version 2 of the License, or
   9     (at your option) any later version.
  10
  11     This program is distributed in the hope that it will be useful,
  12     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14     GNU General Public License for more details.
  15
  16     You should have received a copy of the GNU General Public License
  17     along with this program; if not, write to the Free Software
  18     Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19 */
  20
  21 #include <linux/config.h>
  22 #include <linux/delay.h>
  23 #include <linux/errno.h>
  24 #include <linux/init.h>
  25 #include <linux/kernel.h>
  26 #include <linux/module.h>
  27 #include <linux/string.h>
  28 #include <linux/slab.h>
  29 #include <asm/div64.h>
  30
  31 #include "dvb_frontend.h"
  32 #include "ves1820.h"
  33
  34
  35
  36 struct ves1820_state {
  37         struct i2c_adapter* i2c;
  38         /* configuration settings */
  39         const struct ves1820_config* config;
  40         struct dvb_frontend frontend;
  41
  42         /* private demodulator data */
  43         u8 reg0;
  44         u8 pwm;
  45 };
  46
  47
  48 static int verbose;
  49
  50 static u8 ves1820_inittab[] = {
  51         0x69, 0x6A, 0x93, 0x12, 0x12, 0x46, 0x26, 0x1A,
  52         0x43, 0x6A, 0xAA, 0xAA, 0x1E, 0x85, 0x43, 0x20,
  53         0xE0, 0x00, 0xA1, 0x00, 0x00, 0x00, 0x00, 0x00,
  54         0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00,
  55         0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  56         0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  57         0x00, 0x00, 0x00, 0x00, 0x40
  58 };
  59
  60 static int ves1820_writereg(struct ves1820_state *state, u8 reg, u8 data)
  61 {
  62         u8 buf[] = { 0x00, reg, data };
  63         struct i2c_msg msg = {.addr = state->config->demod_address,.flags = 0,.buf = buf,.len = 3 };
  64         int ret;
  65
  66         ret = i2c_transfer(state->i2c, &msg, 1);
  67
  68         if (ret != 1)
  69                 printk("ves1820: %s(): writereg error (reg == 0x%02x,"
  70                         "val == 0x%02x, ret == %i)\n", __FUNCTION__, reg, data, ret);
  71
  72         return (ret != 1) ? -EREMOTEIO : 0;
  73 }
  74
  75 static u8 ves1820_readreg(struct ves1820_state *state, u8 reg)
  76 {
  77         u8 b0[] = { 0x00, reg };
  78         u8 b1[] = { 0 };
  79         struct i2c_msg msg[] = {
  80                 {.addr = state->config->demod_address,.flags = 0,.buf = b0,.len = 2},
  81                 {.addr = state->config->demod_address,.flags = I2C_M_RD,.buf = b1,.len = 1}
  82         };
  83         int ret;
  84
  85         ret = i2c_transfer(state->i2c, msg, 2);
  86
  87         if (ret != 2)
  88                 printk("ves1820: %s(): readreg error (reg == 0x%02x,"
  89                 "ret == %i)\n", __FUNCTION__, reg, ret);
  90
  91         return b1[0];
  92 }
  93
  94 static int ves1820_setup_reg0(struct ves1820_state *state, u8 reg0, fe_spectral_inversion_t inversion)
  95 {
  96         reg0 |= state->reg0 & 0x62;
  97
  98         if (INVERSION_ON == inversion) {
  99                 if (!state->config->invert) reg0 |= 0x20;
 100                 else reg0 &= ~0x20;
 101         } else if (INVERSION_OFF == inversion) {
 102                 if (!state->config->invert) reg0 &= ~0x20;
 103                 else reg0 |= 0x20;
 104         }
 105
 106         ves1820_writereg(state, 0x00, reg0 & 0xfe);
 107         ves1820_writereg(state, 0x00, reg0 | 0x01);
 108
 109         state->reg0 = reg0;
 110
 111         return 0;
 112 }
 113
 114 static int ves1820_set_symbolrate(struct ves1820_state *state, u32 symbolrate)
 115 {
 116         s32 BDR;
 117         s32 BDRI;
 118         s16 SFIL = 0;
 119         u16 NDEC = 0;
 120         u32 ratio;
 121         u32 fin;
 122         u32 tmp;
 123         u64 fptmp;
 124         u64 fpxin;
 125
 126         if (symbolrate > state->config->xin / 2)
 127                 symbolrate = state->config->xin / 2;
 128
 129         if (symbolrate < 500000)
 130                 symbolrate = 500000;
 131
 132         if (symbolrate < state->config->xin / 16)
 133                 NDEC = 1;
 134         if (symbolrate < state->config->xin / 32)
 135                 NDEC = 2;
 136         if (symbolrate < state->config->xin / 64)
 137                 NDEC = 3;
 138
 139         /* yeuch! */
 140         fpxin = state->config->xin * 10;
 141         fptmp = fpxin; do_div(fptmp, 123);
 142         if (symbolrate < fptmp)
 143                 SFIL = 1;
 144         fptmp = fpxin; do_div(fptmp, 160);
 145         if (symbolrate < fptmp)
 146                 SFIL = 0;
 147         fptmp = fpxin; do_div(fptmp, 246);
 148         if (symbolrate < fptmp)
 149                 SFIL = 1;
 150         fptmp = fpxin; do_div(fptmp, 320);
 151         if (symbolrate < fptmp)
 152                 SFIL = 0;
 153         fptmp = fpxin; do_div(fptmp, 492);
 154         if (symbolrate < fptmp)
 155                 SFIL = 1;
 156         fptmp = fpxin; do_div(fptmp, 640);
 157         if (symbolrate < fptmp)
 158                 SFIL = 0;
 159         fptmp = fpxin; do_div(fptmp, 984);
 160         if (symbolrate < fptmp)
 161                 SFIL = 1;
 162
 163         fin = state->config->xin >> 4;
 164         symbolrate <<= NDEC;
 165         ratio = (symbolrate << 4) / fin;
 166         tmp = ((symbolrate << 4) % fin) << 8;
 167         ratio = (ratio << 8) + tmp / fin;
 168         tmp = (tmp % fin) << 8;
 169         ratio = (ratio << 8) + (tmp + fin / 2) / fin;
 170
 171         BDR = ratio;
 172         BDRI = (((state->config->xin << 5) / symbolrate) + 1) / 2;
 173
 174         if (BDRI > 0xFF)
 175                 BDRI = 0xFF;
 176
 177         SFIL = (SFIL << 4) | ves1820_inittab[0x0E];
 178
 179         NDEC = (NDEC << 6) | ves1820_inittab[0x03];
 180
 181         ves1820_writereg(state, 0x03, NDEC);
 182         ves1820_writereg(state, 0x0a, BDR & 0xff);
 183         ves1820_writereg(state, 0x0b, (BDR >> 8) & 0xff);
 184         ves1820_writereg(state, 0x0c, (BDR >> 16) & 0x3f);
 185
 186         ves1820_writereg(state, 0x0d, BDRI);
 187         ves1820_writereg(state, 0x0e, SFIL);
 188
 189         return 0;
 190 }
 191
 192 static int ves1820_init(struct dvb_frontend* fe)
 193 {
 194         struct ves1820_state* state = fe->demodulator_priv;
 195         int i;
 196
 197         ves1820_writereg(state, 0, 0);
 198
 199         for (i = 0; i < sizeof(ves1820_inittab); i++)
 200                 ves1820_writereg(state, i, ves1820_inittab[i]);
 201         if (state->config->selagc)
 202                 ves1820_writereg(state, 2, ves1820_inittab[2] | 0x08);
 203
 204         ves1820_writereg(state, 0x34, state->pwm);
 205
 206         return 0;
 207 }
 208
 209 static int ves1820_set_parameters(struct dvb_frontend* fe, struct dvb_frontend_parameters *p)
 210 {
 211         struct ves1820_state* state = fe->demodulator_priv;
 212         static const u8 reg0x00[] = { 0x00, 0x04, 0x08, 0x0c, 0x10 };
 213         static const u8 reg0x01[] = { 140, 140, 106, 100, 92 };
 214         static const u8 reg0x05[] = { 135, 100, 70, 54, 38 };
 215         static const u8 reg0x08[] = { 162, 116, 67, 52, 35 };
 216         static const u8 reg0x09[] = { 145, 150, 106, 126, 107 };
 217         int real_qam = p->u.qam.modulation - QAM_16;
 218
 219         if (real_qam < 0 || real_qam > 4)
 220                 return -EINVAL;
 221
 222         if (fe->ops.tuner_ops.set_params) {
 223                 fe->ops.tuner_ops.set_params(fe, p);
 224                 if (fe->ops.i2c_gate_ctrl) fe->ops.i2c_gate_ctrl(fe, 0);
 225         }
 226
 227         ves1820_set_symbolrate(state, p->u.qam.symbol_rate);
 228         ves1820_writereg(state, 0x34, state->pwm);
 229
 230         ves1820_writereg(state, 0x01, reg0x01[real_qam]);
 231         ves1820_writereg(state, 0x05, reg0x05[real_qam]);
 232         ves1820_writereg(state, 0x08, reg0x08[real_qam]);
 233         ves1820_writereg(state, 0x09, reg0x09[real_qam]);
 234
 235         ves1820_setup_reg0(state, reg0x00[real_qam], p->inversion);
 236         ves1820_writereg(state, 2, ves1820_inittab[2] | (state->config->selagc ? 0x08 : 0));
 237         return 0;
 238 }
 239
 240 static int ves1820_read_status(struct dvb_frontend* fe, fe_status_t* status)
 241 {
 242         struct ves1820_state* state = fe->demodulator_priv;
 243         int sync;
 244
 245         *status = 0;
 246         sync = ves1820_readreg(state, 0x11);
 247
 248         if (sync & 1)
 249                 *status |= FE_HAS_SIGNAL;
 250
 251         if (sync & 2)
 252                 *status |= FE_HAS_CARRIER;
 253
 254         if (sync & 2)   /* XXX FIXME! */
 255                 *status |= FE_HAS_VITERBI;
 256
 257         if (sync & 4)
 258                 *status |= FE_HAS_SYNC;
 259
 260         if (sync & 8)
 261                 *status |= FE_HAS_LOCK;
 262
 263         return 0;
 264 }
 265
 266 static int ves1820_read_ber(struct dvb_frontend* fe, u32* ber)
 267 {
 268         struct ves1820_state* state = fe->demodulator_priv;
 269
 270         u32 _ber = ves1820_readreg(state, 0x14) |
 271                         (ves1820_readreg(state, 0x15) << 8) |
 272                         ((ves1820_readreg(state, 0x16) & 0x0f) << 16);
 273         *ber = 10 * _ber;
 274
 275         return 0;
 276 }
 277
 278 static int ves1820_read_signal_strength(struct dvb_frontend* fe, u16* strength)
 279 {
 280         struct ves1820_state* state = fe->demodulator_priv;
 281
 282         u8 gain = ves1820_readreg(state, 0x17);
 283         *strength = (gain << 8) | gain;
 284
 285         return 0;
 286 }
 287
 288 static int ves1820_read_snr(struct dvb_frontend* fe, u16* snr)
 289 {
 290         struct ves1820_state* state = fe->demodulator_priv;
 291
 292         u8 quality = ~ves1820_readreg(state, 0x18);
 293         *snr = (quality << 8) | quality;
 294
 295         return 0;
 296 }
 297
 298 static int ves1820_read_ucblocks(struct dvb_frontend* fe, u32* ucblocks)
 299 {
 300         struct ves1820_state* state = fe->demodulator_priv;
 301
 302         *ucblocks = ves1820_readreg(state, 0x13) & 0x7f;
 303         if (*ucblocks == 0x7f)
 304                 *ucblocks = 0xffffffff;
 305
 306         /* reset uncorrected block counter */
 307         ves1820_writereg(state, 0x10, ves1820_inittab[0x10] & 0xdf);
 308         ves1820_writereg(state, 0x10, ves1820_inittab[0x10]);
 309
 310         return 0;
 311 }
 312
 313 static int ves1820_get_frontend(struct dvb_frontend* fe, struct dvb_frontend_parameters *p)
 314 {
 315         struct ves1820_state* state = fe->demodulator_priv;
 316         int sync;
 317         s8 afc = 0;
 318
 319         sync = ves1820_readreg(state, 0x11);
 320         afc = ves1820_readreg(state, 0x19);
 321         if (verbose) {
 322                 /* AFC only valid when carrier has been recovered */
 323                 printk(sync & 2 ? "ves1820: AFC (%d) %dHz\n" :
 324                         "ves1820: [AFC (%d) %dHz]\n", afc, -((s32) p->u.qam.symbol_rate * afc) >> 10);
 325         }
 326
 327         if (!state->config->invert) {
 328                 p->inversion = (state->reg0 & 0x20) ? INVERSION_ON : INVERSION_OFF;
 329         } else {
 330                 p->inversion = (!(state->reg0 & 0x20)) ? INVERSION_ON : INVERSION_OFF;
 331         }
 332
 333         p->u.qam.modulation = ((state->reg0 >> 2) & 7) + QAM_16;
 334
 335         p->u.qam.fec_inner = FEC_NONE;
 336
 337         p->frequency = ((p->frequency + 31250) / 62500) * 62500;
 338         if (sync & 2)
 339                 p->frequency -= ((s32) p->u.qam.symbol_rate * afc) >> 10;
 340
 341         return 0;
 342 }
 343
 344 static int ves1820_sleep(struct dvb_frontend* fe)
 345 {
 346         struct ves1820_state* state = fe->demodulator_priv;
 347
 348         ves1820_writereg(state, 0x1b, 0x02);    /* pdown ADC */
 349         ves1820_writereg(state, 0x00, 0x80);    /* standby */
 350
 351         return 0;
 352 }
 353
 354 static int ves1820_get_tune_settings(struct dvb_frontend* fe, struct dvb_frontend_tune_settings* fesettings)
 355 {
 356
 357         fesettings->min_delay_ms = 200;
 358         fesettings->step_size = 0;
 359         fesettings->max_drift = 0;
 360         return 0;
 361 }
 362
 363 static void ves1820_release(struct dvb_frontend* fe)
 364 {
 365         struct ves1820_state* state = fe->demodulator_priv;
 366         kfree(state);
 367 }
 368
 369 static struct dvb_frontend_ops ves1820_ops;
 370
 371 struct dvb_frontend* ves1820_attach(const struct ves1820_config* config,
 372                                     struct i2c_adapter* i2c,
 373                                     u8 pwm)
 374 {
 375         struct ves1820_state* state = NULL;
 376
 377         /* allocate memory for the internal state */
 378         state = kmalloc(sizeof(struct ves1820_state), GFP_KERNEL);
 379         if (state == NULL)
 380                 goto error;
 381
 382         /* setup the state */
 383         state->reg0 = ves1820_inittab[0];
 384         state->config = config;
 385         state->i2c = i2c;
 386         state->pwm = pwm;
 387
 388         /* check if the demod is there */
 389         if ((ves1820_readreg(state, 0x1a) & 0xf0) != 0x70)
 390                 goto error;
 391
 392         if (verbose)
 393                 printk("ves1820: pwm=0x%02x\n", state->pwm);
 394
 395         /* create dvb_frontend */
 396         memcpy(&state->frontend.ops, &ves1820_ops, sizeof(struct dvb_frontend_ops));
 397         state->frontend.ops.info.symbol_rate_min = (state->config->xin / 2) / 64;      /* SACLK/64 == (XIN/2)/64 */
 398         state->frontend.ops.info.symbol_rate_max = (state->config->xin / 2) / 4;       /* SACLK/4 */
 399         state->frontend.demodulator_priv = state;
 400
 401         return &state->frontend;
 402
 403 error:
 404         kfree(state);
 405         return NULL;
 406 }
 407
 408 static struct dvb_frontend_ops ves1820_ops = {
 409
 410         .info = {
 411                 .name = "VLSI VES1820 DVB-C",
 412                 .type = FE_QAM,
 413                 .frequency_stepsize = 62500,
 414                 .frequency_min = 51000000,
 415                 .frequency_max = 858000000,
 416                 .caps = FE_CAN_QAM_16 |
 417                         FE_CAN_QAM_32 |
 418                         FE_CAN_QAM_64 |
 419                         FE_CAN_QAM_128 |
 420                         FE_CAN_QAM_256 |
 421                         FE_CAN_FEC_AUTO
 422         },
 423
 424         .release = ves1820_release,
 425
 426         .init = ves1820_init,
 427         .sleep = ves1820_sleep,
 428
 429         .set_frontend = ves1820_set_parameters,
 430         .get_frontend = ves1820_get_frontend,
 431         .get_tune_settings = ves1820_get_tune_settings,
 432
 433         .read_status = ves1820_read_status,
 434         .read_ber = ves1820_read_ber,
 435         .read_signal_strength = ves1820_read_signal_strength,
 436         .read_snr = ves1820_read_snr,
 437         .read_ucblocks = ves1820_read_ucblocks,
 438 };
 439
 440 module_param(verbose, int, 0644);
 441 MODULE_PARM_DESC(verbose, "print AFC offset after tuning for debugging the PWM setting");
 442
 443 MODULE_DESCRIPTION("VLSI VES1820 DVB-C Demodulator driver");
 444 MODULE_AUTHOR("Ralph Metzler, Holger Waechtler");
 445 MODULE_LICENSE("GPL");
 446
 447 EXPORT_SYMBOL(ves1820_attach);