arch/m32r/kernel/setup_mappi2.c

   1 /*
   2  *  linux/arch/m32r/kernel/setup_mappi.c
   3  *
   4  *  Setup routines for Renesas MAPPI-II(M3A-ZA36) Board
   5  *
   6  *  Copyright (c) 2001, 2002  Hiroyuki Kondo, Hirokazu Takata,
   7  *                            Hitoshi Yamamoto, Mamoru Sakugawa
   8  */
   9
  10 #include <linux/config.h>
  11 #include <linux/irq.h>
  12 #include <linux/kernel.h>
  13 #include <linux/init.h>
  14 #include <linux/device.h>
  15
  16 #include <asm/system.h>
  17 #include <asm/m32r.h>
  18 #include <asm/io.h>
  19
  20 #define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))
  21
  22 #ifndef CONFIG_SMP
  23 typedef struct {
  24         unsigned long icucr;  /* ICU Control Register */
  25 } icu_data_t;
  26 #endif /* CONFIG_SMP */
  27
  28 icu_data_t icu_data[NR_IRQS];
  29
  30 static void disable_mappi2_irq(unsigned int irq)
  31 {
  32         unsigned long port, data;
  33
  34         if ((irq == 0) ||(irq >= NR_IRQS))  {
  35                 printk("bad irq 0x%08x\n", irq);
  36                 return;
  37         }
  38         port = irq2port(irq);
  39         data = icu_data[irq].icucr|M32R_ICUCR_ILEVEL7;
  40         outl(data, port);
  41 }
  42
  43 static void enable_mappi2_irq(unsigned int irq)
  44 {
  45         unsigned long port, data;
  46
  47         if ((irq == 0) ||(irq >= NR_IRQS))  {
  48                 printk("bad irq 0x%08x\n", irq);
  49                 return;
  50         }
  51         port = irq2port(irq);
  52         data = icu_data[irq].icucr|M32R_ICUCR_IEN|M32R_ICUCR_ILEVEL6;
  53         outl(data, port);
  54 }
  55
  56 static void mask_and_ack_mappi2(unsigned int irq)
  57 {
  58         disable_mappi2_irq(irq);
  59 }
  60
  61 static void end_mappi2_irq(unsigned int irq)
  62 {
  63         enable_mappi2_irq(irq);
  64 }
  65
  66 static unsigned int startup_mappi2_irq(unsigned int irq)
  67 {
  68         enable_mappi2_irq(irq);
  69         return (0);
  70 }
  71
  72 static void shutdown_mappi2_irq(unsigned int irq)
  73 {
  74         unsigned long port;
  75
  76         port = irq2port(irq);
  77         outl(M32R_ICUCR_ILEVEL7, port);
  78 }
  79
  80 static struct hw_interrupt_type mappi2_irq_type =
  81 {
  82         "MAPPI2-IRQ",
  83         startup_mappi2_irq,
  84         shutdown_mappi2_irq,
  85         enable_mappi2_irq,
  86         disable_mappi2_irq,
  87         mask_and_ack_mappi2,
  88         end_mappi2_irq
  89 };
  90
  91 void __init init_IRQ(void)
  92 {
  93 #if defined(CONFIG_SMC91X)
  94         /* INT0 : LAN controller (SMC91111) */
  95         irq_desc[M32R_IRQ_INT0].status = IRQ_DISABLED;
  96         irq_desc[M32R_IRQ_INT0].handler = &mappi2_irq_type;
  97         irq_desc[M32R_IRQ_INT0].action = 0;
  98         irq_desc[M32R_IRQ_INT0].depth = 1;
  99         icu_data[M32R_IRQ_INT0].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD10;
 100         disable_mappi2_irq(M32R_IRQ_INT0);
 101 #endif  /* CONFIG_SMC91X */
 102
 103         /* MFT2 : system timer */
 104         irq_desc[M32R_IRQ_MFT2].status = IRQ_DISABLED;
 105         irq_desc[M32R_IRQ_MFT2].handler = &mappi2_irq_type;
 106         irq_desc[M32R_IRQ_MFT2].action = 0;
 107         irq_desc[M32R_IRQ_MFT2].depth = 1;
 108         icu_data[M32R_IRQ_MFT2].icucr = M32R_ICUCR_IEN;
 109         disable_mappi2_irq(M32R_IRQ_MFT2);
 110
 111 #ifdef CONFIG_SERIAL_M32R_SIO
 112         /* SIO0_R : uart receive data */
 113         irq_desc[M32R_IRQ_SIO0_R].status = IRQ_DISABLED;
 114         irq_desc[M32R_IRQ_SIO0_R].handler = &mappi2_irq_type;
 115         irq_desc[M32R_IRQ_SIO0_R].action = 0;
 116         irq_desc[M32R_IRQ_SIO0_R].depth = 1;
 117         icu_data[M32R_IRQ_SIO0_R].icucr = 0;
 118         disable_mappi2_irq(M32R_IRQ_SIO0_R);
 119
 120         /* SIO0_S : uart send data */
 121         irq_desc[M32R_IRQ_SIO0_S].status = IRQ_DISABLED;
 122         irq_desc[M32R_IRQ_SIO0_S].handler = &mappi2_irq_type;
 123         irq_desc[M32R_IRQ_SIO0_S].action = 0;
 124         irq_desc[M32R_IRQ_SIO0_S].depth = 1;
 125         icu_data[M32R_IRQ_SIO0_S].icucr = 0;
 126         disable_mappi2_irq(M32R_IRQ_SIO0_S);
 127         /* SIO1_R : uart receive data */
 128         irq_desc[M32R_IRQ_SIO1_R].status = IRQ_DISABLED;
 129         irq_desc[M32R_IRQ_SIO1_R].handler = &mappi2_irq_type;
 130         irq_desc[M32R_IRQ_SIO1_R].action = 0;
 131         irq_desc[M32R_IRQ_SIO1_R].depth = 1;
 132         icu_data[M32R_IRQ_SIO1_R].icucr = 0;
 133         disable_mappi2_irq(M32R_IRQ_SIO1_R);
 134
 135         /* SIO1_S : uart send data */
 136         irq_desc[M32R_IRQ_SIO1_S].status = IRQ_DISABLED;
 137         irq_desc[M32R_IRQ_SIO1_S].handler = &mappi2_irq_type;
 138         irq_desc[M32R_IRQ_SIO1_S].action = 0;
 139         irq_desc[M32R_IRQ_SIO1_S].depth = 1;
 140         icu_data[M32R_IRQ_SIO1_S].icucr = 0;
 141         disable_mappi2_irq(M32R_IRQ_SIO1_S);
 142 #endif  /* CONFIG_M32R_USE_DBG_CONSOLE */
 143
 144 #if defined(CONFIG_USB)
 145         /* INT1 : USB Host controller interrupt */
 146         irq_desc[M32R_IRQ_INT1].status = IRQ_DISABLED;
 147         irq_desc[M32R_IRQ_INT1].handler = &mappi2_irq_type;
 148         irq_desc[M32R_IRQ_INT1].action = 0;
 149         irq_desc[M32R_IRQ_INT1].depth = 1;
 150         icu_data[M32R_IRQ_INT1].icucr = M32R_ICUCR_ISMOD01;
 151         disable_mappi2_irq(M32R_IRQ_INT1);
 152 #endif /* CONFIG_USB */
 153
 154         /* ICUCR40: CFC IREQ */
 155         irq_desc[PLD_IRQ_CFIREQ].status = IRQ_DISABLED;
 156         irq_desc[PLD_IRQ_CFIREQ].handler = &mappi2_irq_type;
 157         irq_desc[PLD_IRQ_CFIREQ].action = 0;
 158         irq_desc[PLD_IRQ_CFIREQ].depth = 1;     /* disable nested irq */
 159 //      icu_data[PLD_IRQ_CFIREQ].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD00;
 160         icu_data[PLD_IRQ_CFIREQ].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD01;
 161         disable_mappi2_irq(PLD_IRQ_CFIREQ);
 162
 163 #if defined(CONFIG_M32R_CFC)
 164         /* ICUCR41: CFC Insert */
 165         irq_desc[PLD_IRQ_CFC_INSERT].status = IRQ_DISABLED;
 166         irq_desc[PLD_IRQ_CFC_INSERT].handler = &mappi2_irq_type;
 167         irq_desc[PLD_IRQ_CFC_INSERT].action = 0;
 168         irq_desc[PLD_IRQ_CFC_INSERT].depth = 1; /* disable nested irq */
 169         icu_data[PLD_IRQ_CFC_INSERT].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD00;
 170 //      icu_data[PLD_IRQ_CFC_INSERT].icucr = 0;
 171         disable_mappi2_irq(PLD_IRQ_CFC_INSERT);
 172
 173         /* ICUCR42: CFC Eject */
 174         irq_desc[PLD_IRQ_CFC_EJECT].status = IRQ_DISABLED;
 175         irq_desc[PLD_IRQ_CFC_EJECT].handler = &mappi2_irq_type;
 176         irq_desc[PLD_IRQ_CFC_EJECT].action = 0;
 177         irq_desc[PLD_IRQ_CFC_EJECT].depth = 1;  /* disable nested irq */
 178         icu_data[PLD_IRQ_CFC_EJECT].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD10;
 179 //      icu_data[PLD_IRQ_CFC_EJECT].icucr = 0;
 180         disable_mappi2_irq(PLD_IRQ_CFC_EJECT);
 181
 182 #endif /* CONFIG_MAPPI2_CFC */
 183 }
 184
 185 #define LAN_IOSTART     0x300
 186 #define LAN_IOEND       0x320
 187 static struct resource smc91x_resources[] = {
 188         [0] = {
 189                 .start  = (LAN_IOSTART),
 190                 .end    = (LAN_IOEND),
 191                 .flags  = IORESOURCE_MEM,
 192         },
 193         [1] = {
 194                 .start  = M32R_IRQ_INT0,
 195                 .end    = M32R_IRQ_INT0,
 196                 .flags  = IORESOURCE_IRQ,
 197         }
 198 };
 199
 200 static struct platform_device smc91x_device = {
 201         .name           = "smc91x",
 202         .id             = 0,
 203         .num_resources  = ARRAY_SIZE(smc91x_resources),
 204         .resource       = smc91x_resources,
 205 };
 206
 207 static int __init platform_init(void)
 208 {
 209         platform_device_register(&smc91x_device);
 210         return 0;
 211 }
 212 arch_initcall(platform_init);