?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[PATCH] W1: possible cleanups
[linux-2.6/verdex.git] / drivers / char / synclink_gt.c
blobb4d1f4eea435afe1eccf7cc11788dd9184f2a7c4
1 /*
2 * $Id: synclink_gt.c,v 4.25 2006/02/06 21:20:33 paulkf Exp $
3 *
4 * Device driver for Microgate SyncLink GT serial adapters.
5 *
6 * written by Paul Fulghum for Microgate Corporation
7 * paulkf@microgate.com
8 *
9 * Microgate and SyncLink are trademarks of Microgate Corporation
10 *
11 * This code is released under the GNU General Public License (GPL)
12 *
13 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
14 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
15 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
16 * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
17 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
18 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
19 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
20 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
21 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
22 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
23 * OF THE POSSIBILITY OF SUCH DAMAGE.
24 */
25
26 /*
27 * DEBUG OUTPUT DEFINITIONS
28 *
29 * uncomment lines below to enable specific types of debug output
30 *
31 * DBGINFO information - most verbose output
32 * DBGERR serious errors
33 * DBGBH bottom half service routine debugging
34 * DBGISR interrupt service routine debugging
35 * DBGDATA output receive and transmit data
36 * DBGTBUF output transmit DMA buffers and registers
37 * DBGRBUF output receive DMA buffers and registers
38 */
39
40 #define DBGINFO(fmt) if (debug_level >= DEBUG_LEVEL_INFO) printk fmt
41 #define DBGERR(fmt) if (debug_level >= DEBUG_LEVEL_ERROR) printk fmt
42 #define DBGBH(fmt) if (debug_level >= DEBUG_LEVEL_BH) printk fmt
43 #define DBGISR(fmt) if (debug_level >= DEBUG_LEVEL_ISR) printk fmt
44 #define DBGDATA(info, buf, size, label) if (debug_level >= DEBUG_LEVEL_DATA) trace_block((info), (buf), (size), (label))
45 //#define DBGTBUF(info) dump_tbufs(info)
46 //#define DBGRBUF(info) dump_rbufs(info)
47
48
49 #include <linux/config.h>
50 #include <linux/module.h>
51 #include <linux/version.h>
52 #include <linux/errno.h>
53 #include <linux/signal.h>
54 #include <linux/sched.h>
55 #include <linux/timer.h>
56 #include <linux/interrupt.h>
57 #include <linux/pci.h>
58 #include <linux/tty.h>
59 #include <linux/tty_flip.h>
60 #include <linux/serial.h>
61 #include <linux/major.h>
62 #include <linux/string.h>
63 #include <linux/fcntl.h>
64 #include <linux/ptrace.h>
65 #include <linux/ioport.h>
66 #include <linux/mm.h>
67 #include <linux/slab.h>
68 #include <linux/netdevice.h>
69 #include <linux/vmalloc.h>
70 #include <linux/init.h>
71 #include <linux/delay.h>
72 #include <linux/ioctl.h>
73 #include <linux/termios.h>
74 #include <linux/bitops.h>
75 #include <linux/workqueue.h>
76 #include <linux/hdlc.h>
77
78 #include <asm/system.h>
79 #include <asm/io.h>
80 #include <asm/irq.h>
81 #include <asm/dma.h>
82 #include <asm/types.h>
83 #include <asm/uaccess.h>
84
85 #include "linux/synclink.h"
86
87 #ifdef CONFIG_HDLC_MODULE
88 #define CONFIG_HDLC 1
89 #endif
90
91 /*
92 * module identification
93 */
94 static char *driver_name = "SyncLink GT";
95 static char *driver_version = "$Revision: 4.25 $";
96 static char *tty_driver_name = "synclink_gt";
97 static char *tty_dev_prefix = "ttySLG";
98 MODULE_LICENSE("GPL");
99 #define MGSL_MAGIC 0x5401
100 #define MAX_DEVICES 12
101
102 static struct pci_device_id pci_table[] = {
103 {PCI_VENDOR_ID_MICROGATE, SYNCLINK_GT_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,},
104 {PCI_VENDOR_ID_MICROGATE, SYNCLINK_GT4_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,},
105 {PCI_VENDOR_ID_MICROGATE, SYNCLINK_AC_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,},
106 {0,}, /* terminate list */
107 };
108 MODULE_DEVICE_TABLE(pci, pci_table);
109
110 static int init_one(struct pci_dev *dev,const struct pci_device_id *ent);
111 static void remove_one(struct pci_dev *dev);
112 static struct pci_driver pci_driver = {
113 .name = "synclink_gt",
114 .id_table = pci_table,
115 .probe = init_one,
116 .remove = __devexit_p(remove_one),
117 };
118
119 static int pci_registered;
120
121 /*
122 * module configuration and status
123 */
124 static struct slgt_info *slgt_device_list;
125 static int slgt_device_count;
126
127 static int ttymajor;
128 static int debug_level;
129 static int maxframe[MAX_DEVICES];
130 static int dosyncppp[MAX_DEVICES];
131
132 module_param(ttymajor, int, 0);
133 module_param(debug_level, int, 0);
134 module_param_array(maxframe, int, NULL, 0);
135 module_param_array(dosyncppp, int, NULL, 0);
136
137 MODULE_PARM_DESC(ttymajor, "TTY major device number override: 0=auto assigned");
138 MODULE_PARM_DESC(debug_level, "Debug syslog output: 0=disabled, 1 to 5=increasing detail");
139 MODULE_PARM_DESC(maxframe, "Maximum frame size used by device (4096 to 65535)");
140 MODULE_PARM_DESC(dosyncppp, "Enable synchronous net device, 0=disable 1=enable");
141
142 /*
143 * tty support and callbacks
144 */
145 #define RELEVANT_IFLAG(iflag) (iflag & (IGNBRK|BRKINT|IGNPAR|PARMRK|INPCK))
146
147 static struct tty_driver *serial_driver;
148
149 static int open(struct tty_struct *tty, struct file * filp);
150 static void close(struct tty_struct *tty, struct file * filp);
151 static void hangup(struct tty_struct *tty);
152 static void set_termios(struct tty_struct *tty, struct termios *old_termios);
153
154 static int write(struct tty_struct *tty, const unsigned char *buf, int count);
155 static void put_char(struct tty_struct *tty, unsigned char ch);
156 static void send_xchar(struct tty_struct *tty, char ch);
157 static void wait_until_sent(struct tty_struct *tty, int timeout);
158 static int write_room(struct tty_struct *tty);
159 static void flush_chars(struct tty_struct *tty);
160 static void flush_buffer(struct tty_struct *tty);
161 static void tx_hold(struct tty_struct *tty);
162 static void tx_release(struct tty_struct *tty);
163
164 static int ioctl(struct tty_struct *tty, struct file *file, unsigned int cmd, unsigned long arg);
165 static int read_proc(char *page, char **start, off_t off, int count,int *eof, void *data);
166 static int chars_in_buffer(struct tty_struct *tty);
167 static void throttle(struct tty_struct * tty);
168 static void unthrottle(struct tty_struct * tty);
169 static void set_break(struct tty_struct *tty, int break_state);
170
171 /*
172 * generic HDLC support and callbacks
173 */
174 #ifdef CONFIG_HDLC
175 #define dev_to_port(D) (dev_to_hdlc(D)->priv)
176 static void hdlcdev_tx_done(struct slgt_info *info);
177 static void hdlcdev_rx(struct slgt_info *info, char *buf, int size);
178 static int hdlcdev_init(struct slgt_info *info);
179 static void hdlcdev_exit(struct slgt_info *info);
180 #endif
181
182
183 /*
184 * device specific structures, macros and functions
185 */
186
187 #define SLGT_MAX_PORTS 4
188 #define SLGT_REG_SIZE 256
189
190 /*
191 * conditional wait facility
192 */
193 struct cond_wait {
194 struct cond_wait *next;
195 wait_queue_head_t q;
196 wait_queue_t wait;
197 unsigned int data;
198 };
199 static void init_cond_wait(struct cond_wait *w, unsigned int data);
200 static void add_cond_wait(struct cond_wait **head, struct cond_wait *w);
201 static void remove_cond_wait(struct cond_wait **head, struct cond_wait *w);
202 static void flush_cond_wait(struct cond_wait **head);
203
204 /*
205 * DMA buffer descriptor and access macros
206 */
207 struct slgt_desc
208 {
209 unsigned short count;
210 unsigned short status;
211 unsigned int pbuf; /* physical address of data buffer */
212 unsigned int next; /* physical address of next descriptor */
213
214 /* driver book keeping */
215 char *buf; /* virtual address of data buffer */
216 unsigned int pdesc; /* physical address of this descriptor */
217 dma_addr_t buf_dma_addr;
218 };
219
220 #define set_desc_buffer(a,b) (a).pbuf = cpu_to_le32((unsigned int)(b))
221 #define set_desc_next(a,b) (a).next = cpu_to_le32((unsigned int)(b))
222 #define set_desc_count(a,b)(a).count = cpu_to_le16((unsigned short)(b))
223 #define set_desc_eof(a,b) (a).status = cpu_to_le16((b) ? (le16_to_cpu((a).status) | BIT0) : (le16_to_cpu((a).status) & ~BIT0))
224 #define desc_count(a) (le16_to_cpu((a).count))
225 #define desc_status(a) (le16_to_cpu((a).status))
226 #define desc_complete(a) (le16_to_cpu((a).status) & BIT15)
227 #define desc_eof(a) (le16_to_cpu((a).status) & BIT2)
228 #define desc_crc_error(a) (le16_to_cpu((a).status) & BIT1)
229 #define desc_abort(a) (le16_to_cpu((a).status) & BIT0)
230 #define desc_residue(a) ((le16_to_cpu((a).status) & 0x38) >> 3)
231
232 struct _input_signal_events {
233 int ri_up;
234 int ri_down;
235 int dsr_up;
236 int dsr_down;
237 int dcd_up;
238 int dcd_down;
239 int cts_up;
240 int cts_down;
241 };
242
243 /*
244 * device instance data structure
245 */
246 struct slgt_info {
247 void *if_ptr; /* General purpose pointer (used by SPPP) */
248
249 struct slgt_info *next_device; /* device list link */
250
251 int magic;
252 int flags;
253
254 char device_name[25];
255 struct pci_dev *pdev;
256
257 int port_count; /* count of ports on adapter */
258 int adapter_num; /* adapter instance number */
259 int port_num; /* port instance number */
260
261 /* array of pointers to port contexts on this adapter */
262 struct slgt_info *port_array[SLGT_MAX_PORTS];
263
264 int count; /* count of opens */
265 int line; /* tty line instance number */
266 unsigned short close_delay;
267 unsigned short closing_wait; /* time to wait before closing */
268
269 struct mgsl_icount icount;
270
271 struct tty_struct *tty;
272 int timeout;
273 int x_char; /* xon/xoff character */
274 int blocked_open; /* # of blocked opens */
275 unsigned int read_status_mask;
276 unsigned int ignore_status_mask;
277
278 wait_queue_head_t open_wait;
279 wait_queue_head_t close_wait;
280
281 wait_queue_head_t status_event_wait_q;
282 wait_queue_head_t event_wait_q;
283 struct timer_list tx_timer;
284 struct timer_list rx_timer;
285
286 unsigned int gpio_present;
287 struct cond_wait *gpio_wait_q;
288
289 spinlock_t lock; /* spinlock for synchronizing with ISR */
290
291 struct work_struct task;
292 u32 pending_bh;
293 int bh_requested;
294 int bh_running;
295
296 int isr_overflow;
297 int irq_requested; /* nonzero if IRQ requested */
298 int irq_occurred; /* for diagnostics use */
299
300 /* device configuration */
301
302 unsigned int bus_type;
303 unsigned int irq_level;
304 unsigned long irq_flags;
305
306 unsigned char __iomem * reg_addr; /* memory mapped registers address */
307 u32 phys_reg_addr;
308 int reg_addr_requested;
309
310 MGSL_PARAMS params; /* communications parameters */
311 u32 idle_mode;
312 u32 max_frame_size; /* as set by device config */
313
314 unsigned int raw_rx_size;
315 unsigned int if_mode;
316
317 /* device status */
318
319 int rx_enabled;
320 int rx_restart;
321
322 int tx_enabled;
323 int tx_active;
324
325 unsigned char signals; /* serial signal states */
326 int init_error; /* initialization error */
327
328 unsigned char *tx_buf;
329 int tx_count;
330
331 char flag_buf[MAX_ASYNC_BUFFER_SIZE];
332 char char_buf[MAX_ASYNC_BUFFER_SIZE];
333 BOOLEAN drop_rts_on_tx_done;
334 struct _input_signal_events input_signal_events;
335
336 int dcd_chkcount; /* check counts to prevent */
337 int cts_chkcount; /* too many IRQs if a signal */
338 int dsr_chkcount; /* is floating */
339 int ri_chkcount;
340
341 char *bufs; /* virtual address of DMA buffer lists */
342 dma_addr_t bufs_dma_addr; /* physical address of buffer descriptors */
343
344 unsigned int rbuf_count;
345 struct slgt_desc *rbufs;
346 unsigned int rbuf_current;
347 unsigned int rbuf_index;
348
349 unsigned int tbuf_count;
350 struct slgt_desc *tbufs;
351 unsigned int tbuf_current;
352 unsigned int tbuf_start;
353
354 unsigned char *tmp_rbuf;
355 unsigned int tmp_rbuf_count;
356
357 /* SPPP/Cisco HDLC device parts */
358
359 int netcount;
360 int dosyncppp;
361 spinlock_t netlock;
362 #ifdef CONFIG_HDLC
363 struct net_device *netdev;
364 #endif
365
366 };
367
368 static MGSL_PARAMS default_params = {
369 .mode = MGSL_MODE_HDLC,
370 .loopback = 0,
371 .flags = HDLC_FLAG_UNDERRUN_ABORT15,
372 .encoding = HDLC_ENCODING_NRZI_SPACE,
373 .clock_speed = 0,
374 .addr_filter = 0xff,
375 .crc_type = HDLC_CRC_16_CCITT,
376 .preamble_length = HDLC_PREAMBLE_LENGTH_8BITS,
377 .preamble = HDLC_PREAMBLE_PATTERN_NONE,
378 .data_rate = 9600,
379 .data_bits = 8,
380 .stop_bits = 1,
381 .parity = ASYNC_PARITY_NONE
382 };
383
384
385 #define BH_RECEIVE 1
386 #define BH_TRANSMIT 2
387 #define BH_STATUS 4
388 #define IO_PIN_SHUTDOWN_LIMIT 100
389
390 #define DMABUFSIZE 256
391 #define DESC_LIST_SIZE 4096
392
393 #define MASK_PARITY BIT1
394 #define MASK_FRAMING BIT2
395 #define MASK_BREAK BIT3
396 #define MASK_OVERRUN BIT4
397
398 #define GSR 0x00 /* global status */
399 #define JCR 0x04 /* JTAG control */
400 #define IODR 0x08 /* GPIO direction */
401 #define IOER 0x0c /* GPIO interrupt enable */
402 #define IOVR 0x10 /* GPIO value */
403 #define IOSR 0x14 /* GPIO interrupt status */
404 #define TDR 0x80 /* tx data */
405 #define RDR 0x80 /* rx data */
406 #define TCR 0x82 /* tx control */
407 #define TIR 0x84 /* tx idle */
408 #define TPR 0x85 /* tx preamble */
409 #define RCR 0x86 /* rx control */
410 #define VCR 0x88 /* V.24 control */
411 #define CCR 0x89 /* clock control */
412 #define BDR 0x8a /* baud divisor */
413 #define SCR 0x8c /* serial control */
414 #define SSR 0x8e /* serial status */
415 #define RDCSR 0x90 /* rx DMA control/status */
416 #define TDCSR 0x94 /* tx DMA control/status */
417 #define RDDAR 0x98 /* rx DMA descriptor address */
418 #define TDDAR 0x9c /* tx DMA descriptor address */
419
420 #define RXIDLE BIT14
421 #define RXBREAK BIT14
422 #define IRQ_TXDATA BIT13
423 #define IRQ_TXIDLE BIT12
424 #define IRQ_TXUNDER BIT11 /* HDLC */
425 #define IRQ_RXDATA BIT10
426 #define IRQ_RXIDLE BIT9 /* HDLC */
427 #define IRQ_RXBREAK BIT9 /* async */
428 #define IRQ_RXOVER BIT8
429 #define IRQ_DSR BIT7
430 #define IRQ_CTS BIT6
431 #define IRQ_DCD BIT5
432 #define IRQ_RI BIT4
433 #define IRQ_ALL 0x3ff0
434 #define IRQ_MASTER BIT0
435
436 #define slgt_irq_on(info, mask) \
437 wr_reg16((info), SCR, (unsigned short)(rd_reg16((info), SCR) | (mask)))
438 #define slgt_irq_off(info, mask) \
439 wr_reg16((info), SCR, (unsigned short)(rd_reg16((info), SCR) & ~(mask)))
440
441 static __u8 rd_reg8(struct slgt_info *info, unsigned int addr);
442 static void wr_reg8(struct slgt_info *info, unsigned int addr, __u8 value);
443 static __u16 rd_reg16(struct slgt_info *info, unsigned int addr);
444 static void wr_reg16(struct slgt_info *info, unsigned int addr, __u16 value);
445 static __u32 rd_reg32(struct slgt_info *info, unsigned int addr);
446 static void wr_reg32(struct slgt_info *info, unsigned int addr, __u32 value);
447
448 static void msc_set_vcr(struct slgt_info *info);
449
450 static int startup(struct slgt_info *info);
451 static int block_til_ready(struct tty_struct *tty, struct file * filp,struct slgt_info *info);
452 static void shutdown(struct slgt_info *info);
453 static void program_hw(struct slgt_info *info);
454 static void change_params(struct slgt_info *info);
455
456 static int register_test(struct slgt_info *info);
457 static int irq_test(struct slgt_info *info);
458 static int loopback_test(struct slgt_info *info);
459 static int adapter_test(struct slgt_info *info);
460
461 static void reset_adapter(struct slgt_info *info);
462 static void reset_port(struct slgt_info *info);
463 static void async_mode(struct slgt_info *info);
464 static void hdlc_mode(struct slgt_info *info);
465
466 static void rx_stop(struct slgt_info *info);
467 static void rx_start(struct slgt_info *info);
468 static void reset_rbufs(struct slgt_info *info);
469 static void free_rbufs(struct slgt_info *info, unsigned int first, unsigned int last);
470 static void rdma_reset(struct slgt_info *info);
471 static int rx_get_frame(struct slgt_info *info);
472 static int rx_get_buf(struct slgt_info *info);
473
474 static void tx_start(struct slgt_info *info);
475 static void tx_stop(struct slgt_info *info);
476 static void tx_set_idle(struct slgt_info *info);
477 static unsigned int free_tbuf_count(struct slgt_info *info);
478 static void reset_tbufs(struct slgt_info *info);
479 static void tdma_reset(struct slgt_info *info);
480 static void tx_load(struct slgt_info *info, const char *buf, unsigned int count);
481
482 static void get_signals(struct slgt_info *info);
483 static void set_signals(struct slgt_info *info);
484 static void enable_loopback(struct slgt_info *info);
485 static void set_rate(struct slgt_info *info, u32 data_rate);
486
487 static int bh_action(struct slgt_info *info);
488 static void bh_handler(void* context);
489 static void bh_transmit(struct slgt_info *info);
490 static void isr_serial(struct slgt_info *info);
491 static void isr_rdma(struct slgt_info *info);
492 static void isr_txeom(struct slgt_info *info, unsigned short status);
493 static void isr_tdma(struct slgt_info *info);
494 static irqreturn_t slgt_interrupt(int irq, void *dev_id, struct pt_regs * regs);
495
496 static int alloc_dma_bufs(struct slgt_info *info);
497 static void free_dma_bufs(struct slgt_info *info);
498 static int alloc_desc(struct slgt_info *info);
499 static void free_desc(struct slgt_info *info);
500 static int alloc_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count);
501 static void free_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count);
502
503 static int alloc_tmp_rbuf(struct slgt_info *info);
504 static void free_tmp_rbuf(struct slgt_info *info);
505
506 static void tx_timeout(unsigned long context);
507 static void rx_timeout(unsigned long context);
508
509 /*
510 * ioctl handlers
511 */
512 static int get_stats(struct slgt_info *info, struct mgsl_icount __user *user_icount);
513 static int get_params(struct slgt_info *info, MGSL_PARAMS __user *params);
514 static int set_params(struct slgt_info *info, MGSL_PARAMS __user *params);
515 static int get_txidle(struct slgt_info *info, int __user *idle_mode);
516 static int set_txidle(struct slgt_info *info, int idle_mode);
517 static int tx_enable(struct slgt_info *info, int enable);
518 static int tx_abort(struct slgt_info *info);
519 static int rx_enable(struct slgt_info *info, int enable);
520 static int modem_input_wait(struct slgt_info *info,int arg);
521 static int wait_mgsl_event(struct slgt_info *info, int __user *mask_ptr);
522 static int tiocmget(struct tty_struct *tty, struct file *file);
523 static int tiocmset(struct tty_struct *tty, struct file *file,
524 unsigned int set, unsigned int clear);
525 static void set_break(struct tty_struct *tty, int break_state);
526 static int get_interface(struct slgt_info *info, int __user *if_mode);
527 static int set_interface(struct slgt_info *info, int if_mode);
528 static int set_gpio(struct slgt_info *info, struct gpio_desc __user *gpio);
529 static int get_gpio(struct slgt_info *info, struct gpio_desc __user *gpio);
530 static int wait_gpio(struct slgt_info *info, struct gpio_desc __user *gpio);
531
532 /*
533 * driver functions
534 */
535 static void add_device(struct slgt_info *info);
536 static void device_init(int adapter_num, struct pci_dev *pdev);
537 static int claim_resources(struct slgt_info *info);
538 static void release_resources(struct slgt_info *info);
539
540 /*
541 * DEBUG OUTPUT CODE
542 */
543 #ifndef DBGINFO
544 #define DBGINFO(fmt)
545 #endif
546 #ifndef DBGERR
547 #define DBGERR(fmt)
548 #endif
549 #ifndef DBGBH
550 #define DBGBH(fmt)
551 #endif
552 #ifndef DBGISR
553 #define DBGISR(fmt)
554 #endif
555
556 #ifdef DBGDATA
557 static void trace_block(struct slgt_info *info, const char *data, int count, const char *label)
558 {
559 int i;
560 int linecount;
561 printk("%s %s data:\n",info->device_name, label);
562 while(count) {
563 linecount = (count > 16) ? 16 : count;
564 for(i=0; i < linecount; i++)
565 printk("%02X ",(unsigned char)data[i]);
566 for(;i<17;i++)
567 printk(" ");
568 for(i=0;i<linecount;i++) {
569 if (data[i]>=040 && data[i]<=0176)
570 printk("%c",data[i]);
571 else
572 printk(".");
573 }
574 printk("\n");
575 data += linecount;
576 count -= linecount;
577 }
578 }
579 #else
580 #define DBGDATA(info, buf, size, label)
581 #endif
582
583 #ifdef DBGTBUF
584 static void dump_tbufs(struct slgt_info *info)
585 {
586 int i;
587 printk("tbuf_current=%d\n", info->tbuf_current);
588 for (i=0 ; i < info->tbuf_count ; i++) {
589 printk("%d: count=%04X status=%04X\n",
590 i, le16_to_cpu(info->tbufs[i].count), le16_to_cpu(info->tbufs[i].status));
591 }
592 }
593 #else
594 #define DBGTBUF(info)
595 #endif
596
597 #ifdef DBGRBUF
598 static void dump_rbufs(struct slgt_info *info)
599 {
600 int i;
601 printk("rbuf_current=%d\n", info->rbuf_current);
602 for (i=0 ; i < info->rbuf_count ; i++) {
603 printk("%d: count=%04X status=%04X\n",
604 i, le16_to_cpu(info->rbufs[i].count), le16_to_cpu(info->rbufs[i].status));
605 }
606 }
607 #else
608 #define DBGRBUF(info)
609 #endif
610
611 static inline int sanity_check(struct slgt_info *info, char *devname, const char *name)
612 {
613 #ifdef SANITY_CHECK
614 if (!info) {
615 printk("null struct slgt_info for (%s) in %s\n", devname, name);
616 return 1;
617 }
618 if (info->magic != MGSL_MAGIC) {
619 printk("bad magic number struct slgt_info (%s) in %s\n", devname, name);
620 return 1;
621 }
622 #else
623 if (!info)
624 return 1;
625 #endif
626 return 0;
627 }
628
629 /**
630 * line discipline callback wrappers
631 *
632 * The wrappers maintain line discipline references
633 * while calling into the line discipline.
634 *
635 * ldisc_receive_buf - pass receive data to line discipline
636 */
637 static void ldisc_receive_buf(struct tty_struct *tty,
638 const __u8 *data, char *flags, int count)
639 {
640 struct tty_ldisc *ld;
641 if (!tty)
642 return;
643 ld = tty_ldisc_ref(tty);
644 if (ld) {
645 if (ld->receive_buf)
646 ld->receive_buf(tty, data, flags, count);
647 tty_ldisc_deref(ld);
648 }
649 }
650
651 /* tty callbacks */
652
653 static int open(struct tty_struct *tty, struct file *filp)
654 {
655 struct slgt_info *info;
656 int retval, line;
657 unsigned long flags;
658
659 line = tty->index;
660 if ((line < 0) || (line >= slgt_device_count)) {
661 DBGERR(("%s: open with invalid line #%d.\n", driver_name, line));
662 return -ENODEV;
663 }
664
665 info = slgt_device_list;
666 while(info && info->line != line)
667 info = info->next_device;
668 if (sanity_check(info, tty->name, "open"))
669 return -ENODEV;
670 if (info->init_error) {
671 DBGERR(("%s init error=%d\n", info->device_name, info->init_error));
672 return -ENODEV;
673 }
674
675 tty->driver_data = info;
676 info->tty = tty;
677
678 DBGINFO(("%s open, old ref count = %d\n", info->device_name, info->count));
679
680 /* If port is closing, signal caller to try again */
681 if (tty_hung_up_p(filp) || info->flags & ASYNC_CLOSING){
682 if (info->flags & ASYNC_CLOSING)
683 interruptible_sleep_on(&info->close_wait);
684 retval = ((info->flags & ASYNC_HUP_NOTIFY) ?
685 -EAGAIN : -ERESTARTSYS);
686 goto cleanup;
687 }
688
689 info->tty->low_latency = (info->flags & ASYNC_LOW_LATENCY) ? 1 : 0;
690
691 spin_lock_irqsave(&info->netlock, flags);
692 if (info->netcount) {
693 retval = -EBUSY;
694 spin_unlock_irqrestore(&info->netlock, flags);
695 goto cleanup;
696 }
697 info->count++;
698 spin_unlock_irqrestore(&info->netlock, flags);
699
700 if (info->count == 1) {
701 /* 1st open on this device, init hardware */
702 retval = startup(info);
703 if (retval < 0)
704 goto cleanup;
705 }
706
707 retval = block_til_ready(tty, filp, info);
708 if (retval) {
709 DBGINFO(("%s block_til_ready rc=%d\n", info->device_name, retval));
710 goto cleanup;
711 }
712
713 retval = 0;
714
715 cleanup:
716 if (retval) {
717 if (tty->count == 1)
718 info->tty = NULL; /* tty layer will release tty struct */
719 if(info->count)
720 info->count--;
721 }
722
723 DBGINFO(("%s open rc=%d\n", info->device_name, retval));
724 return retval;
725 }
726
727 static void close(struct tty_struct *tty, struct file *filp)
728 {
729 struct slgt_info *info = tty->driver_data;
730
731 if (sanity_check(info, tty->name, "close"))
732 return;
733 DBGINFO(("%s close entry, count=%d\n", info->device_name, info->count));
734
735 if (!info->count)
736 return;
737
738 if (tty_hung_up_p(filp))
739 goto cleanup;
740
741 if ((tty->count == 1) && (info->count != 1)) {
742 /*
743 * tty->count is 1 and the tty structure will be freed.
744 * info->count should be one in this case.
745 * if it's not, correct it so that the port is shutdown.
746 */
747 DBGERR(("%s close: bad refcount; tty->count=1, "
748 "info->count=%d\n", info->device_name, info->count));
749 info->count = 1;
750 }
751
752 info->count--;
753
754 /* if at least one open remaining, leave hardware active */
755 if (info->count)
756 goto cleanup;
757
758 info->flags |= ASYNC_CLOSING;
759
760 /* set tty->closing to notify line discipline to
761 * only process XON/XOFF characters. Only the N_TTY
762 * discipline appears to use this (ppp does not).
763 */
764 tty->closing = 1;
765
766 /* wait for transmit data to clear all layers */
767
768 if (info->closing_wait != ASYNC_CLOSING_WAIT_NONE) {
769 DBGINFO(("%s call tty_wait_until_sent\n", info->device_name));
770 tty_wait_until_sent(tty, info->closing_wait);
771 }
772
773 if (info->flags & ASYNC_INITIALIZED)
774 wait_until_sent(tty, info->timeout);
775 if (tty->driver->flush_buffer)
776 tty->driver->flush_buffer(tty);
777 tty_ldisc_flush(tty);
778
779 shutdown(info);
780
781 tty->closing = 0;
782 info->tty = NULL;
783
784 if (info->blocked_open) {
785 if (info->close_delay) {
786 msleep_interruptible(jiffies_to_msecs(info->close_delay));
787 }
788 wake_up_interruptible(&info->open_wait);
789 }
790
791 info->flags &= ~(ASYNC_NORMAL_ACTIVE|ASYNC_CLOSING);
792
793 wake_up_interruptible(&info->close_wait);
794
795 cleanup:
796 DBGINFO(("%s close exit, count=%d\n", tty->driver->name, info->count));
797 }
798
799 static void hangup(struct tty_struct *tty)
800 {
801 struct slgt_info *info = tty->driver_data;
802
803 if (sanity_check(info, tty->name, "hangup"))
804 return;
805 DBGINFO(("%s hangup\n", info->device_name));
806
807 flush_buffer(tty);
808 shutdown(info);
809
810 info->count = 0;
811 info->flags &= ~ASYNC_NORMAL_ACTIVE;
812 info->tty = NULL;
813
814 wake_up_interruptible(&info->open_wait);
815 }
816
817 static void set_termios(struct tty_struct *tty, struct termios *old_termios)
818 {
819 struct slgt_info *info = tty->driver_data;
820 unsigned long flags;
821
822 DBGINFO(("%s set_termios\n", tty->driver->name));
823
824 /* just return if nothing has changed */
825 if ((tty->termios->c_cflag == old_termios->c_cflag)
826 && (RELEVANT_IFLAG(tty->termios->c_iflag)
827 == RELEVANT_IFLAG(old_termios->c_iflag)))
828 return;
829
830 change_params(info);
831
832 /* Handle transition to B0 status */
833 if (old_termios->c_cflag & CBAUD &&
834 !(tty->termios->c_cflag & CBAUD)) {
835 info->signals &= ~(SerialSignal_RTS + SerialSignal_DTR);
836 spin_lock_irqsave(&info->lock,flags);
837 set_signals(info);
838 spin_unlock_irqrestore(&info->lock,flags);
839 }
840
841 /* Handle transition away from B0 status */
842 if (!(old_termios->c_cflag & CBAUD) &&
843 tty->termios->c_cflag & CBAUD) {
844 info->signals |= SerialSignal_DTR;
845 if (!(tty->termios->c_cflag & CRTSCTS) ||
846 !test_bit(TTY_THROTTLED, &tty->flags)) {
847 info->signals |= SerialSignal_RTS;
848 }
849 spin_lock_irqsave(&info->lock,flags);
850 set_signals(info);
851 spin_unlock_irqrestore(&info->lock,flags);
852 }
853
854 /* Handle turning off CRTSCTS */
855 if (old_termios->c_cflag & CRTSCTS &&
856 !(tty->termios->c_cflag & CRTSCTS)) {
857 tty->hw_stopped = 0;
858 tx_release(tty);
859 }
860 }
861
862 static int write(struct tty_struct *tty,
863 const unsigned char *buf, int count)
864 {
865 int ret = 0;
866 struct slgt_info *info = tty->driver_data;
867 unsigned long flags;
868
869 if (sanity_check(info, tty->name, "write"))
870 goto cleanup;
871 DBGINFO(("%s write count=%d\n", info->device_name, count));
872
873 if (!tty || !info->tx_buf)
874 goto cleanup;
875
876 if (count > info->max_frame_size) {
877 ret = -EIO;
878 goto cleanup;
879 }
880
881 if (!count)
882 goto cleanup;
883
884 if (info->params.mode == MGSL_MODE_RAW) {
885 unsigned int bufs_needed = (count/DMABUFSIZE);
886 unsigned int bufs_free = free_tbuf_count(info);
887 if (count % DMABUFSIZE)
888 ++bufs_needed;
889 if (bufs_needed > bufs_free)
890 goto cleanup;
891 } else {
892 if (info->tx_active)
893 goto cleanup;
894 if (info->tx_count) {
895 /* send accumulated data from send_char() calls */
896 /* as frame and wait before accepting more data. */
897 tx_load(info, info->tx_buf, info->tx_count);
898 goto start;
899 }
900 }
901
902 ret = info->tx_count = count;
903 tx_load(info, buf, count);
904 goto start;
905
906 start:
907 if (info->tx_count && !tty->stopped && !tty->hw_stopped) {
908 spin_lock_irqsave(&info->lock,flags);
909 if (!info->tx_active)
910 tx_start(info);
911 spin_unlock_irqrestore(&info->lock,flags);
912 }
913
914 cleanup:
915 DBGINFO(("%s write rc=%d\n", info->device_name, ret));
916 return ret;
917 }
918
919 static void put_char(struct tty_struct *tty, unsigned char ch)
920 {
921 struct slgt_info *info = tty->driver_data;
922 unsigned long flags;
923
924 if (sanity_check(info, tty->name, "put_char"))
925 return;
926 DBGINFO(("%s put_char(%d)\n", info->device_name, ch));
927 if (!tty || !info->tx_buf)
928 return;
929 spin_lock_irqsave(&info->lock,flags);
930 if (!info->tx_active && (info->tx_count < info->max_frame_size))
931 info->tx_buf[info->tx_count++] = ch;
932 spin_unlock_irqrestore(&info->lock,flags);
933 }
934
935 static void send_xchar(struct tty_struct *tty, char ch)
936 {
937 struct slgt_info *info = tty->driver_data;
938 unsigned long flags;
939
940 if (sanity_check(info, tty->name, "send_xchar"))
941 return;
942 DBGINFO(("%s send_xchar(%d)\n", info->device_name, ch));
943 info->x_char = ch;
944 if (ch) {
945 spin_lock_irqsave(&info->lock,flags);
946 if (!info->tx_enabled)
947 tx_start(info);
948 spin_unlock_irqrestore(&info->lock,flags);
949 }
950 }
951
952 static void wait_until_sent(struct tty_struct *tty, int timeout)
953 {
954 struct slgt_info *info = tty->driver_data;
955 unsigned long orig_jiffies, char_time;
956
957 if (!info )
958 return;
959 if (sanity_check(info, tty->name, "wait_until_sent"))
960 return;
961 DBGINFO(("%s wait_until_sent entry\n", info->device_name));
962 if (!(info->flags & ASYNC_INITIALIZED))
963 goto exit;
964
965 orig_jiffies = jiffies;
966
967 /* Set check interval to 1/5 of estimated time to
968 * send a character, and make it at least 1. The check
969 * interval should also be less than the timeout.
970 * Note: use tight timings here to satisfy the NIST-PCTS.
971 */
972
973 if (info->params.data_rate) {
974 char_time = info->timeout/(32 * 5);
975 if (!char_time)
976 char_time++;
977 } else
978 char_time = 1;
979
980 if (timeout)
981 char_time = min_t(unsigned long, char_time, timeout);
982
983 while (info->tx_active) {
984 msleep_interruptible(jiffies_to_msecs(char_time));
985 if (signal_pending(current))
986 break;
987 if (timeout && time_after(jiffies, orig_jiffies + timeout))
988 break;
989 }
990
991 exit:
992 DBGINFO(("%s wait_until_sent exit\n", info->device_name));
993 }
994
995 static int write_room(struct tty_struct *tty)
996 {
997 struct slgt_info *info = tty->driver_data;
998 int ret;
999
1000 if (sanity_check(info, tty->name, "write_room"))
1001 return 0;
1002 ret = (info->tx_active) ? 0 : HDLC_MAX_FRAME_SIZE;
1003 DBGINFO(("%s write_room=%d\n", info->device_name, ret));
1004 return ret;
1005 }
1006
1007 static void flush_chars(struct tty_struct *tty)
1008 {
1009 struct slgt_info *info = tty->driver_data;
1010 unsigned long flags;
1011
1012 if (sanity_check(info, tty->name, "flush_chars"))
1013 return;
1014 DBGINFO(("%s flush_chars entry tx_count=%d\n", info->device_name, info->tx_count));
1015
1016 if (info->tx_count <= 0 || tty->stopped ||
1017 tty->hw_stopped || !info->tx_buf)
1018 return;
1019
1020 DBGINFO(("%s flush_chars start transmit\n", info->device_name));
1021
1022 spin_lock_irqsave(&info->lock,flags);
1023 if (!info->tx_active && info->tx_count) {
1024 tx_load(info, info->tx_buf,info->tx_count);
1025 tx_start(info);
1026 }
1027 spin_unlock_irqrestore(&info->lock,flags);
1028 }
1029
1030 static void flush_buffer(struct tty_struct *tty)
1031 {
1032 struct slgt_info *info = tty->driver_data;
1033 unsigned long flags;
1034
1035 if (sanity_check(info, tty->name, "flush_buffer"))
1036 return;
1037 DBGINFO(("%s flush_buffer\n", info->device_name));
1038
1039 spin_lock_irqsave(&info->lock,flags);
1040 if (!info->tx_active)
1041 info->tx_count = 0;
1042 spin_unlock_irqrestore(&info->lock,flags);
1043
1044 wake_up_interruptible(&tty->write_wait);
1045 tty_wakeup(tty);
1046 }
1047
1048 /*
1049 * throttle (stop) transmitter
1050 */
1051 static void tx_hold(struct tty_struct *tty)
1052 {
1053 struct slgt_info *info = tty->driver_data;
1054 unsigned long flags;
1055
1056 if (sanity_check(info, tty->name, "tx_hold"))
1057 return;
1058 DBGINFO(("%s tx_hold\n", info->device_name));
1059 spin_lock_irqsave(&info->lock,flags);
1060 if (info->tx_enabled && info->params.mode == MGSL_MODE_ASYNC)
1061 tx_stop(info);
1062 spin_unlock_irqrestore(&info->lock,flags);
1063 }
1064
1065 /*
1066 * release (start) transmitter
1067 */
1068 static void tx_release(struct tty_struct *tty)
1069 {
1070 struct slgt_info *info = tty->driver_data;
1071 unsigned long flags;
1072
1073 if (sanity_check(info, tty->name, "tx_release"))
1074 return;
1075 DBGINFO(("%s tx_release\n", info->device_name));
1076 spin_lock_irqsave(&info->lock,flags);
1077 if (!info->tx_active && info->tx_count) {
1078 tx_load(info, info->tx_buf, info->tx_count);
1079 tx_start(info);
1080 }
1081 spin_unlock_irqrestore(&info->lock,flags);
1082 }
1083
1084 /*
1085 * Service an IOCTL request
1086 *
1087 * Arguments
1088 *
1089 * tty pointer to tty instance data
1090 * file pointer to associated file object for device
1091 * cmd IOCTL command code
1092 * arg command argument/context
1093 *
1094 * Return 0 if success, otherwise error code
1095 */
1096 static int ioctl(struct tty_struct *tty, struct file *file,
1097 unsigned int cmd, unsigned long arg)
1098 {
1099 struct slgt_info *info = tty->driver_data;
1100 struct mgsl_icount cnow; /* kernel counter temps */
1101 struct serial_icounter_struct __user *p_cuser; /* user space */
1102 unsigned long flags;
1103 void __user *argp = (void __user *)arg;
1104
1105 if (sanity_check(info, tty->name, "ioctl"))
1106 return -ENODEV;
1107 DBGINFO(("%s ioctl() cmd=%08X\n", info->device_name, cmd));
1108
1109 if ((cmd != TIOCGSERIAL) && (cmd != TIOCSSERIAL) &&
1110 (cmd != TIOCMIWAIT) && (cmd != TIOCGICOUNT)) {
1111 if (tty->flags & (1 << TTY_IO_ERROR))
1112 return -EIO;
1113 }
1114
1115 switch (cmd) {
1116 case MGSL_IOCGPARAMS:
1117 return get_params(info, argp);
1118 case MGSL_IOCSPARAMS:
1119 return set_params(info, argp);
1120 case MGSL_IOCGTXIDLE:
1121 return get_txidle(info, argp);
1122 case MGSL_IOCSTXIDLE:
1123 return set_txidle(info, (int)arg);
1124 case MGSL_IOCTXENABLE:
1125 return tx_enable(info, (int)arg);
1126 case MGSL_IOCRXENABLE:
1127 return rx_enable(info, (int)arg);
1128 case MGSL_IOCTXABORT:
1129 return tx_abort(info);
1130 case MGSL_IOCGSTATS:
1131 return get_stats(info, argp);
1132 case MGSL_IOCWAITEVENT:
1133 return wait_mgsl_event(info, argp);
1134 case TIOCMIWAIT:
1135 return modem_input_wait(info,(int)arg);
1136 case MGSL_IOCGIF:
1137 return get_interface(info, argp);
1138 case MGSL_IOCSIF:
1139 return set_interface(info,(int)arg);
1140 case MGSL_IOCSGPIO:
1141 return set_gpio(info, argp);
1142 case MGSL_IOCGGPIO:
1143 return get_gpio(info, argp);
1144 case MGSL_IOCWAITGPIO:
1145 return wait_gpio(info, argp);
1146 case TIOCGICOUNT:
1147 spin_lock_irqsave(&info->lock,flags);
1148 cnow = info->icount;
1149 spin_unlock_irqrestore(&info->lock,flags);
1150 p_cuser = argp;
1151 if (put_user(cnow.cts, &p_cuser->cts) ||
1152 put_user(cnow.dsr, &p_cuser->dsr) ||
1153 put_user(cnow.rng, &p_cuser->rng) ||
1154 put_user(cnow.dcd, &p_cuser->dcd) ||
1155 put_user(cnow.rx, &p_cuser->rx) ||
1156 put_user(cnow.tx, &p_cuser->tx) ||
1157 put_user(cnow.frame, &p_cuser->frame) ||
1158 put_user(cnow.overrun, &p_cuser->overrun) ||
1159 put_user(cnow.parity, &p_cuser->parity) ||
1160 put_user(cnow.brk, &p_cuser->brk) ||
1161 put_user(cnow.buf_overrun, &p_cuser->buf_overrun))
1162 return -EFAULT;
1163 return 0;
1164 default:
1165 return -ENOIOCTLCMD;
1166 }
1167 return 0;
1168 }
1169
1170 /*
1171 * proc fs support
1172 */
1173 static inline int line_info(char *buf, struct slgt_info *info)
1174 {
1175 char stat_buf[30];
1176 int ret;
1177 unsigned long flags;
1178
1179 ret = sprintf(buf, "%s: IO=%08X IRQ=%d MaxFrameSize=%u\n",
1180 info->device_name, info->phys_reg_addr,
1181 info->irq_level, info->max_frame_size);
1182
1183 /* output current serial signal states */
1184 spin_lock_irqsave(&info->lock,flags);
1185 get_signals(info);
1186 spin_unlock_irqrestore(&info->lock,flags);
1187
1188 stat_buf[0] = 0;
1189 stat_buf[1] = 0;
1190 if (info->signals & SerialSignal_RTS)
1191 strcat(stat_buf, "|RTS");
1192 if (info->signals & SerialSignal_CTS)
1193 strcat(stat_buf, "|CTS");
1194 if (info->signals & SerialSignal_DTR)
1195 strcat(stat_buf, "|DTR");
1196 if (info->signals & SerialSignal_DSR)
1197 strcat(stat_buf, "|DSR");
1198 if (info->signals & SerialSignal_DCD)
1199 strcat(stat_buf, "|CD");
1200 if (info->signals & SerialSignal_RI)
1201 strcat(stat_buf, "|RI");
1202
1203 if (info->params.mode != MGSL_MODE_ASYNC) {
1204 ret += sprintf(buf+ret, "\tHDLC txok:%d rxok:%d",
1205 info->icount.txok, info->icount.rxok);
1206 if (info->icount.txunder)
1207 ret += sprintf(buf+ret, " txunder:%d", info->icount.txunder);
1208 if (info->icount.txabort)
1209 ret += sprintf(buf+ret, " txabort:%d", info->icount.txabort);
1210 if (info->icount.rxshort)
1211 ret += sprintf(buf+ret, " rxshort:%d", info->icount.rxshort);
1212 if (info->icount.rxlong)
1213 ret += sprintf(buf+ret, " rxlong:%d", info->icount.rxlong);
1214 if (info->icount.rxover)
1215 ret += sprintf(buf+ret, " rxover:%d", info->icount.rxover);
1216 if (info->icount.rxcrc)
1217 ret += sprintf(buf+ret, " rxcrc:%d", info->icount.rxcrc);
1218 } else {
1219 ret += sprintf(buf+ret, "\tASYNC tx:%d rx:%d",
1220 info->icount.tx, info->icount.rx);
1221 if (info->icount.frame)
1222 ret += sprintf(buf+ret, " fe:%d", info->icount.frame);
1223 if (info->icount.parity)
1224 ret += sprintf(buf+ret, " pe:%d", info->icount.parity);
1225 if (info->icount.brk)
1226 ret += sprintf(buf+ret, " brk:%d", info->icount.brk);
1227 if (info->icount.overrun)
1228 ret += sprintf(buf+ret, " oe:%d", info->icount.overrun);
1229 }
1230
1231 /* Append serial signal status to end */
1232 ret += sprintf(buf+ret, " %s\n", stat_buf+1);
1233
1234 ret += sprintf(buf+ret, "\ttxactive=%d bh_req=%d bh_run=%d pending_bh=%x\n",
1235 info->tx_active,info->bh_requested,info->bh_running,
1236 info->pending_bh);
1237
1238 return ret;
1239 }
1240
1241 /* Called to print information about devices
1242 */
1243 static int read_proc(char *page, char **start, off_t off, int count,
1244 int *eof, void *data)
1245 {
1246 int len = 0, l;
1247 off_t begin = 0;
1248 struct slgt_info *info;
1249
1250 len += sprintf(page, "synclink_gt driver:%s\n", driver_version);
1251
1252 info = slgt_device_list;
1253 while( info ) {
1254 l = line_info(page + len, info);
1255 len += l;
1256 if (len+begin > off+count)
1257 goto done;
1258 if (len+begin < off) {
1259 begin += len;
1260 len = 0;
1261 }
1262 info = info->next_device;
1263 }
1264
1265 *eof = 1;
1266 done:
1267 if (off >= len+begin)
1268 return 0;
1269 *start = page + (off-begin);
1270 return ((count < begin+len-off) ? count : begin+len-off);
1271 }
1272
1273 /*
1274 * return count of bytes in transmit buffer
1275 */
1276 static int chars_in_buffer(struct tty_struct *tty)
1277 {
1278 struct slgt_info *info = tty->driver_data;
1279 if (sanity_check(info, tty->name, "chars_in_buffer"))
1280 return 0;
1281 DBGINFO(("%s chars_in_buffer()=%d\n", info->device_name, info->tx_count));
1282 return info->tx_count;
1283 }
1284
1285 /*
1286 * signal remote device to throttle send data (our receive data)
1287 */
1288 static void throttle(struct tty_struct * tty)
1289 {
1290 struct slgt_info *info = tty->driver_data;
1291 unsigned long flags;
1292
1293 if (sanity_check(info, tty->name, "throttle"))
1294 return;
1295 DBGINFO(("%s throttle\n", info->device_name));
1296 if (I_IXOFF(tty))
1297 send_xchar(tty, STOP_CHAR(tty));
1298 if (tty->termios->c_cflag & CRTSCTS) {
1299 spin_lock_irqsave(&info->lock,flags);
1300 info->signals &= ~SerialSignal_RTS;
1301 set_signals(info);
1302 spin_unlock_irqrestore(&info->lock,flags);
1303 }
1304 }
1305
1306 /*
1307 * signal remote device to stop throttling send data (our receive data)
1308 */
1309 static void unthrottle(struct tty_struct * tty)
1310 {
1311 struct slgt_info *info = tty->driver_data;
1312 unsigned long flags;
1313
1314 if (sanity_check(info, tty->name, "unthrottle"))
1315 return;
1316 DBGINFO(("%s unthrottle\n", info->device_name));
1317 if (I_IXOFF(tty)) {
1318 if (info->x_char)
1319 info->x_char = 0;
1320 else
1321 send_xchar(tty, START_CHAR(tty));
1322 }
1323 if (tty->termios->c_cflag & CRTSCTS) {
1324 spin_lock_irqsave(&info->lock,flags);
1325 info->signals |= SerialSignal_RTS;
1326 set_signals(info);
1327 spin_unlock_irqrestore(&info->lock,flags);
1328 }
1329 }
1330
1331 /*
1332 * set or clear transmit break condition
1333 * break_state -1=set break condition, 0=clear
1334 */
1335 static void set_break(struct tty_struct *tty, int break_state)
1336 {
1337 struct slgt_info *info = tty->driver_data;
1338 unsigned short value;
1339 unsigned long flags;
1340
1341 if (sanity_check(info, tty->name, "set_break"))
1342 return;
1343 DBGINFO(("%s set_break(%d)\n", info->device_name, break_state));
1344
1345 spin_lock_irqsave(&info->lock,flags);
1346 value = rd_reg16(info, TCR);
1347 if (break_state == -1)
1348 value |= BIT6;
1349 else
1350 value &= ~BIT6;
1351 wr_reg16(info, TCR, value);
1352 spin_unlock_irqrestore(&info->lock,flags);
1353 }
1354
1355 #ifdef CONFIG_HDLC
1356
1357 /**
1358 * called by generic HDLC layer when protocol selected (PPP, frame relay, etc.)
1359 * set encoding and frame check sequence (FCS) options
1360 *
1361 * dev pointer to network device structure
1362 * encoding serial encoding setting
1363 * parity FCS setting
1364 *
1365 * returns 0 if success, otherwise error code
1366 */
1367 static int hdlcdev_attach(struct net_device *dev, unsigned short encoding,
1368 unsigned short parity)
1369 {
1370 struct slgt_info *info = dev_to_port(dev);
1371 unsigned char new_encoding;
1372 unsigned short new_crctype;
1373
1374 /* return error if TTY interface open */
1375 if (info->count)
1376 return -EBUSY;
1377
1378 DBGINFO(("%s hdlcdev_attach\n", info->device_name));
1379
1380 switch (encoding)
1381 {
1382 case ENCODING_NRZ: new_encoding = HDLC_ENCODING_NRZ; break;
1383 case ENCODING_NRZI: new_encoding = HDLC_ENCODING_NRZI_SPACE; break;
1384 case ENCODING_FM_MARK: new_encoding = HDLC_ENCODING_BIPHASE_MARK; break;
1385 case ENCODING_FM_SPACE: new_encoding = HDLC_ENCODING_BIPHASE_SPACE; break;
1386 case ENCODING_MANCHESTER: new_encoding = HDLC_ENCODING_BIPHASE_LEVEL; break;
1387 default: return -EINVAL;
1388 }
1389
1390 switch (parity)
1391 {
1392 case PARITY_NONE: new_crctype = HDLC_CRC_NONE; break;
1393 case PARITY_CRC16_PR1_CCITT: new_crctype = HDLC_CRC_16_CCITT; break;
1394 case PARITY_CRC32_PR1_CCITT: new_crctype = HDLC_CRC_32_CCITT; break;
1395 default: return -EINVAL;
1396 }
1397
1398 info->params.encoding = new_encoding;
1399 info->params.crc_type = new_crctype;
1400
1401 /* if network interface up, reprogram hardware */
1402 if (info->netcount)
1403 program_hw(info);
1404
1405 return 0;
1406 }
1407
1408 /**
1409 * called by generic HDLC layer to send frame
1410 *
1411 * skb socket buffer containing HDLC frame
1412 * dev pointer to network device structure
1413 *
1414 * returns 0 if success, otherwise error code
1415 */
1416 static int hdlcdev_xmit(struct sk_buff *skb, struct net_device *dev)
1417 {
1418 struct slgt_info *info = dev_to_port(dev);
1419 struct net_device_stats *stats = hdlc_stats(dev);
1420 unsigned long flags;
1421
1422 DBGINFO(("%s hdlc_xmit\n", dev->name));
1423
1424 /* stop sending until this frame completes */
1425 netif_stop_queue(dev);
1426
1427 /* copy data to device buffers */
1428 info->tx_count = skb->len;
1429 tx_load(info, skb->data, skb->len);
1430
1431 /* update network statistics */
1432 stats->tx_packets++;
1433 stats->tx_bytes += skb->len;
1434
1435 /* done with socket buffer, so free it */
1436 dev_kfree_skb(skb);
1437
1438 /* save start time for transmit timeout detection */
1439 dev->trans_start = jiffies;
1440
1441 /* start hardware transmitter if necessary */
1442 spin_lock_irqsave(&info->lock,flags);
1443 if (!info->tx_active)
1444 tx_start(info);
1445 spin_unlock_irqrestore(&info->lock,flags);
1446
1447 return 0;
1448 }
1449
1450 /**
1451 * called by network layer when interface enabled
1452 * claim resources and initialize hardware
1453 *
1454 * dev pointer to network device structure
1455 *
1456 * returns 0 if success, otherwise error code
1457 */
1458 static int hdlcdev_open(struct net_device *dev)
1459 {
1460 struct slgt_info *info = dev_to_port(dev);
1461 int rc;
1462 unsigned long flags;
1463
1464 DBGINFO(("%s hdlcdev_open\n", dev->name));
1465
1466 /* generic HDLC layer open processing */
1467 if ((rc = hdlc_open(dev)))
1468 return rc;
1469
1470 /* arbitrate between network and tty opens */
1471 spin_lock_irqsave(&info->netlock, flags);
1472 if (info->count != 0 || info->netcount != 0) {
1473 DBGINFO(("%s hdlc_open busy\n", dev->name));
1474 spin_unlock_irqrestore(&info->netlock, flags);
1475 return -EBUSY;
1476 }
1477 info->netcount=1;
1478 spin_unlock_irqrestore(&info->netlock, flags);
1479
1480 /* claim resources and init adapter */
1481 if ((rc = startup(info)) != 0) {
1482 spin_lock_irqsave(&info->netlock, flags);
1483 info->netcount=0;
1484 spin_unlock_irqrestore(&info->netlock, flags);
1485 return rc;
1486 }
1487
1488 /* assert DTR and RTS, apply hardware settings */
1489 info->signals |= SerialSignal_RTS + SerialSignal_DTR;
1490 program_hw(info);
1491
1492 /* enable network layer transmit */
1493 dev->trans_start = jiffies;
1494 netif_start_queue(dev);
1495
1496 /* inform generic HDLC layer of current DCD status */
1497 spin_lock_irqsave(&info->lock, flags);
1498 get_signals(info);
1499 spin_unlock_irqrestore(&info->lock, flags);
1500 hdlc_set_carrier(info->signals & SerialSignal_DCD, dev);
1501
1502 return 0;
1503 }
1504
1505 /**
1506 * called by network layer when interface is disabled
1507 * shutdown hardware and release resources
1508 *
1509 * dev pointer to network device structure
1510 *
1511 * returns 0 if success, otherwise error code
1512 */
1513 static int hdlcdev_close(struct net_device *dev)
1514 {
1515 struct slgt_info *info = dev_to_port(dev);
1516 unsigned long flags;
1517
1518 DBGINFO(("%s hdlcdev_close\n", dev->name));
1519
1520 netif_stop_queue(dev);
1521
1522 /* shutdown adapter and release resources */
1523 shutdown(info);
1524
1525 hdlc_close(dev);
1526
1527 spin_lock_irqsave(&info->netlock, flags);
1528 info->netcount=0;
1529 spin_unlock_irqrestore(&info->netlock, flags);
1530
1531 return 0;
1532 }
1533
1534 /**
1535 * called by network layer to process IOCTL call to network device
1536 *
1537 * dev pointer to network device structure
1538 * ifr pointer to network interface request structure
1539 * cmd IOCTL command code
1540 *
1541 * returns 0 if success, otherwise error code
1542 */
1543 static int hdlcdev_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1544 {
1545 const size_t size = sizeof(sync_serial_settings);
1546 sync_serial_settings new_line;
1547 sync_serial_settings __user *line = ifr->ifr_settings.ifs_ifsu.sync;
1548 struct slgt_info *info = dev_to_port(dev);
1549 unsigned int flags;
1550
1551 DBGINFO(("%s hdlcdev_ioctl\n", dev->name));
1552
1553 /* return error if TTY interface open */
1554 if (info->count)
1555 return -EBUSY;
1556
1557 if (cmd != SIOCWANDEV)
1558 return hdlc_ioctl(dev, ifr, cmd);
1559
1560 switch(ifr->ifr_settings.type) {
1561 case IF_GET_IFACE: /* return current sync_serial_settings */
1562
1563 ifr->ifr_settings.type = IF_IFACE_SYNC_SERIAL;
1564 if (ifr->ifr_settings.size < size) {
1565 ifr->ifr_settings.size = size; /* data size wanted */
1566 return -ENOBUFS;
1567 }
1568
1569 flags = info->params.flags & (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
1570 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
1571 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
1572 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN);
1573
1574 switch (flags){
1575 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break;
1576 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break;
1577 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break;
1578 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break;
1579 default: new_line.clock_type = CLOCK_DEFAULT;
1580 }
1581
1582 new_line.clock_rate = info->params.clock_speed;
1583 new_line.loopback = info->params.loopback ? 1:0;
1584
1585 if (copy_to_user(line, &new_line, size))
1586 return -EFAULT;
1587 return 0;
1588
1589 case IF_IFACE_SYNC_SERIAL: /* set sync_serial_settings */
1590
1591 if(!capable(CAP_NET_ADMIN))
1592 return -EPERM;
1593 if (copy_from_user(&new_line, line, size))
1594 return -EFAULT;
1595
1596 switch (new_line.clock_type)
1597 {
1598 case CLOCK_EXT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN; break;
1599 case CLOCK_TXFROMRX: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN; break;
1600 case CLOCK_INT: flags = HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG; break;
1601 case CLOCK_TXINT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG; break;
1602 case CLOCK_DEFAULT: flags = info->params.flags &
1603 (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
1604 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
1605 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
1606 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN); break;
1607 default: return -EINVAL;
1608 }
1609
1610 if (new_line.loopback != 0 && new_line.loopback != 1)
1611 return -EINVAL;
1612
1613 info->params.flags &= ~(HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
1614 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
1615 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
1616 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN);
1617 info->params.flags |= flags;
1618
1619 info->params.loopback = new_line.loopback;
1620
1621 if (flags & (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG))
1622 info->params.clock_speed = new_line.clock_rate;
1623 else
1624 info->params.clock_speed = 0;
1625
1626 /* if network interface up, reprogram hardware */
1627 if (info->netcount)
1628 program_hw(info);
1629 return 0;
1630
1631 default:
1632 return hdlc_ioctl(dev, ifr, cmd);
1633 }
1634 }
1635
1636 /**
1637 * called by network layer when transmit timeout is detected
1638 *
1639 * dev pointer to network device structure
1640 */
1641 static void hdlcdev_tx_timeout(struct net_device *dev)
1642 {
1643 struct slgt_info *info = dev_to_port(dev);
1644 struct net_device_stats *stats = hdlc_stats(dev);
1645 unsigned long flags;
1646
1647 DBGINFO(("%s hdlcdev_tx_timeout\n", dev->name));
1648
1649 stats->tx_errors++;
1650 stats->tx_aborted_errors++;
1651
1652 spin_lock_irqsave(&info->lock,flags);
1653 tx_stop(info);
1654 spin_unlock_irqrestore(&info->lock,flags);
1655
1656 netif_wake_queue(dev);
1657 }
1658
1659 /**
1660 * called by device driver when transmit completes
1661 * reenable network layer transmit if stopped
1662 *
1663 * info pointer to device instance information
1664 */
1665 static void hdlcdev_tx_done(struct slgt_info *info)
1666 {
1667 if (netif_queue_stopped(info->netdev))
1668 netif_wake_queue(info->netdev);
1669 }
1670
1671 /**
1672 * called by device driver when frame received
1673 * pass frame to network layer
1674 *
1675 * info pointer to device instance information
1676 * buf pointer to buffer contianing frame data
1677 * size count of data bytes in buf
1678 */
1679 static void hdlcdev_rx(struct slgt_info *info, char *buf, int size)
1680 {
1681 struct sk_buff *skb = dev_alloc_skb(size);
1682 struct net_device *dev = info->netdev;
1683 struct net_device_stats *stats = hdlc_stats(dev);
1684
1685 DBGINFO(("%s hdlcdev_rx\n", dev->name));
1686
1687 if (skb == NULL) {
1688 DBGERR(("%s: can't alloc skb, drop packet\n", dev->name));
1689 stats->rx_dropped++;
1690 return;
1691 }
1692
1693 memcpy(skb_put(skb, size),buf,size);
1694
1695 skb->protocol = hdlc_type_trans(skb, info->netdev);
1696
1697 stats->rx_packets++;
1698 stats->rx_bytes += size;
1699
1700 netif_rx(skb);
1701
1702 info->netdev->last_rx = jiffies;
1703 }
1704
1705 /**
1706 * called by device driver when adding device instance
1707 * do generic HDLC initialization
1708 *
1709 * info pointer to device instance information
1710 *
1711 * returns 0 if success, otherwise error code
1712 */
1713 static int hdlcdev_init(struct slgt_info *info)
1714 {
1715 int rc;
1716 struct net_device *dev;
1717 hdlc_device *hdlc;
1718
1719 /* allocate and initialize network and HDLC layer objects */
1720
1721 if (!(dev = alloc_hdlcdev(info))) {
1722 printk(KERN_ERR "%s hdlc device alloc failure\n", info->device_name);
1723 return -ENOMEM;
1724 }
1725
1726 /* for network layer reporting purposes only */
1727 dev->mem_start = info->phys_reg_addr;
1728 dev->mem_end = info->phys_reg_addr + SLGT_REG_SIZE - 1;
1729 dev->irq = info->irq_level;
1730
1731 /* network layer callbacks and settings */
1732 dev->do_ioctl = hdlcdev_ioctl;
1733 dev->open = hdlcdev_open;
1734 dev->stop = hdlcdev_close;
1735 dev->tx_timeout = hdlcdev_tx_timeout;
1736 dev->watchdog_timeo = 10*HZ;
1737 dev->tx_queue_len = 50;
1738
1739 /* generic HDLC layer callbacks and settings */
1740 hdlc = dev_to_hdlc(dev);
1741 hdlc->attach = hdlcdev_attach;
1742 hdlc->xmit = hdlcdev_xmit;
1743
1744 /* register objects with HDLC layer */
1745 if ((rc = register_hdlc_device(dev))) {
1746 printk(KERN_WARNING "%s:unable to register hdlc device\n",__FILE__);
1747 free_netdev(dev);
1748 return rc;
1749 }
1750
1751 info->netdev = dev;
1752 return 0;
1753 }
1754
1755 /**
1756 * called by device driver when removing device instance
1757 * do generic HDLC cleanup
1758 *
1759 * info pointer to device instance information
1760 */
1761 static void hdlcdev_exit(struct slgt_info *info)
1762 {
1763 unregister_hdlc_device(info->netdev);
1764 free_netdev(info->netdev);
1765 info->netdev = NULL;
1766 }
1767
1768 #endif /* ifdef CONFIG_HDLC */
1769
1770 /*
1771 * get async data from rx DMA buffers
1772 */
1773 static void rx_async(struct slgt_info *info)
1774 {
1775 struct tty_struct *tty = info->tty;
1776 struct mgsl_icount *icount = &info->icount;
1777 unsigned int start, end;
1778 unsigned char *p;
1779 unsigned char status;
1780 struct slgt_desc *bufs = info->rbufs;
1781 int i, count;
1782 int chars = 0;
1783 int stat;
1784 unsigned char ch;
1785
1786 start = end = info->rbuf_current;
1787
1788 while(desc_complete(bufs[end])) {
1789 count = desc_count(bufs[end]) - info->rbuf_index;
1790 p = bufs[end].buf + info->rbuf_index;
1791
1792 DBGISR(("%s rx_async count=%d\n", info->device_name, count));
1793 DBGDATA(info, p, count, "rx");
1794
1795 for(i=0 ; i < count; i+=2, p+=2) {
1796 ch = *p;
1797 icount->rx++;
1798
1799 stat = 0;
1800
1801 if ((status = *(p+1) & (BIT9 + BIT8))) {
1802 if (status & BIT9)
1803 icount->parity++;
1804 else if (status & BIT8)
1805 icount->frame++;
1806 /* discard char if tty control flags say so */
1807 if (status & info->ignore_status_mask)
1808 continue;
1809 if (status & BIT9)
1810 stat = TTY_PARITY;
1811 else if (status & BIT8)
1812 stat = TTY_FRAME;
1813 }
1814 if (tty) {
1815 tty_insert_flip_char(tty, ch, stat);
1816 chars++;
1817 }
1818 }
1819
1820 if (i < count) {
1821 /* receive buffer not completed */
1822 info->rbuf_index += i;
1823 info->rx_timer.expires = jiffies + 1;
1824 add_timer(&info->rx_timer);
1825 break;
1826 }
1827
1828 info->rbuf_index = 0;
1829 free_rbufs(info, end, end);
1830
1831 if (++end == info->rbuf_count)
1832 end = 0;
1833
1834 /* if entire list searched then no frame available */
1835 if (end == start)
1836 break;
1837 }
1838
1839 if (tty && chars)
1840 tty_flip_buffer_push(tty);
1841 }
1842
1843 /*
1844 * return next bottom half action to perform
1845 */
1846 static int bh_action(struct slgt_info *info)
1847 {
1848 unsigned long flags;
1849 int rc;
1850
1851 spin_lock_irqsave(&info->lock,flags);
1852
1853 if (info->pending_bh & BH_RECEIVE) {
1854 info->pending_bh &= ~BH_RECEIVE;
1855 rc = BH_RECEIVE;
1856 } else if (info->pending_bh & BH_TRANSMIT) {
1857 info->pending_bh &= ~BH_TRANSMIT;
1858 rc = BH_TRANSMIT;
1859 } else if (info->pending_bh & BH_STATUS) {
1860 info->pending_bh &= ~BH_STATUS;
1861 rc = BH_STATUS;
1862 } else {
1863 /* Mark BH routine as complete */
1864 info->bh_running = 0;
1865 info->bh_requested = 0;
1866 rc = 0;
1867 }
1868
1869 spin_unlock_irqrestore(&info->lock,flags);
1870
1871 return rc;
1872 }
1873
1874 /*
1875 * perform bottom half processing
1876 */
1877 static void bh_handler(void* context)
1878 {
1879 struct slgt_info *info = context;
1880 int action;
1881
1882 if (!info)
1883 return;
1884 info->bh_running = 1;
1885
1886 while((action = bh_action(info))) {
1887 switch (action) {
1888 case BH_RECEIVE:
1889 DBGBH(("%s bh receive\n", info->device_name));
1890 switch(info->params.mode) {
1891 case MGSL_MODE_ASYNC:
1892 rx_async(info);
1893 break;
1894 case MGSL_MODE_HDLC:
1895 while(rx_get_frame(info));
1896 break;
1897 case MGSL_MODE_RAW:
1898 while(rx_get_buf(info));
1899 break;
1900 }
1901 /* restart receiver if rx DMA buffers exhausted */
1902 if (info->rx_restart)
1903 rx_start(info);
1904 break;
1905 case BH_TRANSMIT:
1906 bh_transmit(info);
1907 break;
1908 case BH_STATUS:
1909 DBGBH(("%s bh status\n", info->device_name));
1910 info->ri_chkcount = 0;
1911 info->dsr_chkcount = 0;
1912 info->dcd_chkcount = 0;
1913 info->cts_chkcount = 0;
1914 break;
1915 default:
1916 DBGBH(("%s unknown action\n", info->device_name));
1917 break;
1918 }
1919 }
1920 DBGBH(("%s bh_handler exit\n", info->device_name));
1921 }
1922
1923 static void bh_transmit(struct slgt_info *info)
1924 {
1925 struct tty_struct *tty = info->tty;
1926
1927 DBGBH(("%s bh_transmit\n", info->device_name));
1928 if (tty) {
1929 tty_wakeup(tty);
1930 wake_up_interruptible(&tty->write_wait);
1931 }
1932 }
1933
1934 static void dsr_change(struct slgt_info *info)
1935 {
1936 get_signals(info);
1937 DBGISR(("dsr_change %s signals=%04X\n", info->device_name, info->signals));
1938 if ((info->dsr_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) {
1939 slgt_irq_off(info, IRQ_DSR);
1940 return;
1941 }
1942 info->icount.dsr++;
1943 if (info->signals & SerialSignal_DSR)
1944 info->input_signal_events.dsr_up++;
1945 else
1946 info->input_signal_events.dsr_down++;
1947 wake_up_interruptible(&info->status_event_wait_q);
1948 wake_up_interruptible(&info->event_wait_q);
1949 info->pending_bh |= BH_STATUS;
1950 }
1951
1952 static void cts_change(struct slgt_info *info)
1953 {
1954 get_signals(info);
1955 DBGISR(("cts_change %s signals=%04X\n", info->device_name, info->signals));
1956 if ((info->cts_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) {
1957 slgt_irq_off(info, IRQ_CTS);
1958 return;
1959 }
1960 info->icount.cts++;
1961 if (info->signals & SerialSignal_CTS)
1962 info->input_signal_events.cts_up++;
1963 else
1964 info->input_signal_events.cts_down++;
1965 wake_up_interruptible(&info->status_event_wait_q);
1966 wake_up_interruptible(&info->event_wait_q);
1967 info->pending_bh |= BH_STATUS;
1968
1969 if (info->flags & ASYNC_CTS_FLOW) {
1970 if (info->tty) {
1971 if (info->tty->hw_stopped) {
1972 if (info->signals & SerialSignal_CTS) {
1973 info->tty->hw_stopped = 0;
1974 info->pending_bh |= BH_TRANSMIT;
1975 return;
1976 }
1977 } else {
1978 if (!(info->signals & SerialSignal_CTS))
1979 info->tty->hw_stopped = 1;
1980 }
1981 }
1982 }
1983 }
1984
1985 static void dcd_change(struct slgt_info *info)
1986 {
1987 get_signals(info);
1988 DBGISR(("dcd_change %s signals=%04X\n", info->device_name, info->signals));
1989 if ((info->dcd_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) {
1990 slgt_irq_off(info, IRQ_DCD);
1991 return;
1992 }
1993 info->icount.dcd++;
1994 if (info->signals & SerialSignal_DCD) {
1995 info->input_signal_events.dcd_up++;
1996 } else {
1997 info->input_signal_events.dcd_down++;
1998 }
1999 #ifdef CONFIG_HDLC
2000 if (info->netcount)
2001 hdlc_set_carrier(info->signals & SerialSignal_DCD, info->netdev);
2002 #endif
2003 wake_up_interruptible(&info->status_event_wait_q);
2004 wake_up_interruptible(&info->event_wait_q);
2005 info->pending_bh |= BH_STATUS;
2006
2007 if (info->flags & ASYNC_CHECK_CD) {
2008 if (info->signals & SerialSignal_DCD)
2009 wake_up_interruptible(&info->open_wait);
2010 else {
2011 if (info->tty)
2012 tty_hangup(info->tty);
2013 }
2014 }
2015 }
2016
2017 static void ri_change(struct slgt_info *info)
2018 {
2019 get_signals(info);
2020 DBGISR(("ri_change %s signals=%04X\n", info->device_name, info->signals));
2021 if ((info->ri_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) {
2022 slgt_irq_off(info, IRQ_RI);
2023 return;
2024 }
2025 info->icount.dcd++;
2026 if (info->signals & SerialSignal_RI) {
2027 info->input_signal_events.ri_up++;
2028 } else {
2029 info->input_signal_events.ri_down++;
2030 }
2031 wake_up_interruptible(&info->status_event_wait_q);
2032 wake_up_interruptible(&info->event_wait_q);
2033 info->pending_bh |= BH_STATUS;
2034 }
2035
2036 static void isr_serial(struct slgt_info *info)
2037 {
2038 unsigned short status = rd_reg16(info, SSR);
2039
2040 DBGISR(("%s isr_serial status=%04X\n", info->device_name, status));
2041
2042 wr_reg16(info, SSR, status); /* clear pending */
2043
2044 info->irq_occurred = 1;
2045
2046 if (info->params.mode == MGSL_MODE_ASYNC) {
2047 if (status & IRQ_TXIDLE) {
2048 if (info->tx_count)
2049 isr_txeom(info, status);
2050 }
2051 if ((status & IRQ_RXBREAK) && (status & RXBREAK)) {
2052 info->icount.brk++;
2053 /* process break detection if tty control allows */
2054 if (info->tty) {
2055 if (!(status & info->ignore_status_mask)) {
2056 if (info->read_status_mask & MASK_BREAK) {
2057 tty_insert_flip_char(info->tty, 0, TTY_BREAK);
2058 if (info->flags & ASYNC_SAK)
2059 do_SAK(info->tty);
2060 }
2061 }
2062 }
2063 }
2064 } else {
2065 if (status & (IRQ_TXIDLE + IRQ_TXUNDER))
2066 isr_txeom(info, status);
2067
2068 if (status & IRQ_RXIDLE) {
2069 if (status & RXIDLE)
2070 info->icount.rxidle++;
2071 else
2072 info->icount.exithunt++;
2073 wake_up_interruptible(&info->event_wait_q);
2074 }
2075
2076 if (status & IRQ_RXOVER)
2077 rx_start(info);
2078 }
2079
2080 if (status & IRQ_DSR)
2081 dsr_change(info);
2082 if (status & IRQ_CTS)
2083 cts_change(info);
2084 if (status & IRQ_DCD)
2085 dcd_change(info);
2086 if (status & IRQ_RI)
2087 ri_change(info);
2088 }
2089
2090 static void isr_rdma(struct slgt_info *info)
2091 {
2092 unsigned int status = rd_reg32(info, RDCSR);
2093
2094 DBGISR(("%s isr_rdma status=%08x\n", info->device_name, status));
2095
2096 /* RDCSR (rx DMA control/status)
2097 *
2098 * 31..07 reserved
2099 * 06 save status byte to DMA buffer
2100 * 05 error
2101 * 04 eol (end of list)
2102 * 03 eob (end of buffer)
2103 * 02 IRQ enable
2104 * 01 reset
2105 * 00 enable
2106 */
2107 wr_reg32(info, RDCSR, status); /* clear pending */
2108
2109 if (status & (BIT5 + BIT4)) {
2110 DBGISR(("%s isr_rdma rx_restart=1\n", info->device_name));
2111 info->rx_restart = 1;
2112 }
2113 info->pending_bh |= BH_RECEIVE;
2114 }
2115
2116 static void isr_tdma(struct slgt_info *info)
2117 {
2118 unsigned int status = rd_reg32(info, TDCSR);
2119
2120 DBGISR(("%s isr_tdma status=%08x\n", info->device_name, status));
2121
2122 /* TDCSR (tx DMA control/status)
2123 *
2124 * 31..06 reserved
2125 * 05 error
2126 * 04 eol (end of list)
2127 * 03 eob (end of buffer)
2128 * 02 IRQ enable
2129 * 01 reset
2130 * 00 enable
2131 */
2132 wr_reg32(info, TDCSR, status); /* clear pending */
2133
2134 if (status & (BIT5 + BIT4 + BIT3)) {
2135 // another transmit buffer has completed
2136 // run bottom half to get more send data from user
2137 info->pending_bh |= BH_TRANSMIT;
2138 }
2139 }
2140
2141 static void isr_txeom(struct slgt_info *info, unsigned short status)
2142 {
2143 DBGISR(("%s txeom status=%04x\n", info->device_name, status));
2144
2145 slgt_irq_off(info, IRQ_TXDATA + IRQ_TXIDLE + IRQ_TXUNDER);
2146 tdma_reset(info);
2147 reset_tbufs(info);
2148 if (status & IRQ_TXUNDER) {
2149 unsigned short val = rd_reg16(info, TCR);
2150 wr_reg16(info, TCR, (unsigned short)(val | BIT2)); /* set reset bit */
2151 wr_reg16(info, TCR, val); /* clear reset bit */
2152 }
2153
2154 if (info->tx_active) {
2155 if (info->params.mode != MGSL_MODE_ASYNC) {
2156 if (status & IRQ_TXUNDER)
2157 info->icount.txunder++;
2158 else if (status & IRQ_TXIDLE)
2159 info->icount.txok++;
2160 }
2161
2162 info->tx_active = 0;
2163 info->tx_count = 0;
2164
2165 del_timer(&info->tx_timer);
2166
2167 if (info->params.mode != MGSL_MODE_ASYNC && info->drop_rts_on_tx_done) {
2168 info->signals &= ~SerialSignal_RTS;
2169 info->drop_rts_on_tx_done = 0;
2170 set_signals(info);
2171 }
2172
2173 #ifdef CONFIG_HDLC
2174 if (info->netcount)
2175 hdlcdev_tx_done(info);
2176 else
2177 #endif
2178 {
2179 if (info->tty && (info->tty->stopped || info->tty->hw_stopped)) {
2180 tx_stop(info);
2181 return;
2182 }
2183 info->pending_bh |= BH_TRANSMIT;
2184 }
2185 }
2186 }
2187
2188 static void isr_gpio(struct slgt_info *info, unsigned int changed, unsigned int state)
2189 {
2190 struct cond_wait *w, *prev;
2191
2192 /* wake processes waiting for specific transitions */
2193 for (w = info->gpio_wait_q, prev = NULL ; w != NULL ; w = w->next) {
2194 if (w->data & changed) {
2195 w->data = state;
2196 wake_up_interruptible(&w->q);
2197 if (prev != NULL)
2198 prev->next = w->next;
2199 else
2200 info->gpio_wait_q = w->next;
2201 } else
2202 prev = w;
2203 }
2204 }
2205
2206 /* interrupt service routine
2207 *
2208 * irq interrupt number
2209 * dev_id device ID supplied during interrupt registration
2210 * regs interrupted processor context
2211 */
2212 static irqreturn_t slgt_interrupt(int irq, void *dev_id, struct pt_regs * regs)
2213 {
2214 struct slgt_info *info;
2215 unsigned int gsr;
2216 unsigned int i;
2217
2218 DBGISR(("slgt_interrupt irq=%d entry\n", irq));
2219
2220 info = dev_id;
2221 if (!info)
2222 return IRQ_NONE;
2223
2224 spin_lock(&info->lock);
2225
2226 while((gsr = rd_reg32(info, GSR) & 0xffffff00)) {
2227 DBGISR(("%s gsr=%08x\n", info->device_name, gsr));
2228 info->irq_occurred = 1;
2229 for(i=0; i < info->port_count ; i++) {
2230 if (info->port_array[i] == NULL)
2231 continue;
2232 if (gsr & (BIT8 << i))
2233 isr_serial(info->port_array[i]);
2234 if (gsr & (BIT16 << (i*2)))
2235 isr_rdma(info->port_array[i]);
2236 if (gsr & (BIT17 << (i*2)))
2237 isr_tdma(info->port_array[i]);
2238 }
2239 }
2240
2241 if (info->gpio_present) {
2242 unsigned int state;
2243 unsigned int changed;
2244 while ((changed = rd_reg32(info, IOSR)) != 0) {
2245 DBGISR(("%s iosr=%08x\n", info->device_name, changed));
2246 /* read latched state of GPIO signals */
2247 state = rd_reg32(info, IOVR);
2248 /* clear pending GPIO interrupt bits */
2249 wr_reg32(info, IOSR, changed);
2250 for (i=0 ; i < info->port_count ; i++) {
2251 if (info->port_array[i] != NULL)
2252 isr_gpio(info->port_array[i], changed, state);
2253 }
2254 }
2255 }
2256
2257 for(i=0; i < info->port_count ; i++) {
2258 struct slgt_info *port = info->port_array[i];
2259
2260 if (port && (port->count || port->netcount) &&
2261 port->pending_bh && !port->bh_running &&
2262 !port->bh_requested) {
2263 DBGISR(("%s bh queued\n", port->device_name));
2264 schedule_work(&port->task);
2265 port->bh_requested = 1;
2266 }
2267 }
2268
2269 spin_unlock(&info->lock);
2270
2271 DBGISR(("slgt_interrupt irq=%d exit\n", irq));
2272 return IRQ_HANDLED;
2273 }
2274
2275 static int startup(struct slgt_info *info)
2276 {
2277 DBGINFO(("%s startup\n", info->device_name));
2278
2279 if (info->flags & ASYNC_INITIALIZED)
2280 return 0;
2281
2282 if (!info->tx_buf) {
2283 info->tx_buf = kmalloc(info->max_frame_size, GFP_KERNEL);
2284 if (!info->tx_buf) {
2285 DBGERR(("%s can't allocate tx buffer\n", info->device_name));
2286 return -ENOMEM;
2287 }
2288 }
2289
2290 info->pending_bh = 0;
2291
2292 memset(&info->icount, 0, sizeof(info->icount));
2293
2294 /* program hardware for current parameters */
2295 change_params(info);
2296
2297 if (info->tty)
2298 clear_bit(TTY_IO_ERROR, &info->tty->flags);
2299
2300 info->flags |= ASYNC_INITIALIZED;
2301
2302 return 0;
2303 }
2304
2305 /*
2306 * called by close() and hangup() to shutdown hardware
2307 */
2308 static void shutdown(struct slgt_info *info)
2309 {
2310 unsigned long flags;
2311
2312 if (!(info->flags & ASYNC_INITIALIZED))
2313 return;
2314
2315 DBGINFO(("%s shutdown\n", info->device_name));
2316
2317 /* clear status wait queue because status changes */
2318 /* can't happen after shutting down the hardware */
2319 wake_up_interruptible(&info->status_event_wait_q);
2320 wake_up_interruptible(&info->event_wait_q);
2321
2322 del_timer_sync(&info->tx_timer);
2323 del_timer_sync(&info->rx_timer);
2324
2325 kfree(info->tx_buf);
2326 info->tx_buf = NULL;
2327
2328 spin_lock_irqsave(&info->lock,flags);
2329
2330 tx_stop(info);
2331 rx_stop(info);
2332
2333 slgt_irq_off(info, IRQ_ALL | IRQ_MASTER);
2334
2335 if (!info->tty || info->tty->termios->c_cflag & HUPCL) {
2336 info->signals &= ~(SerialSignal_DTR + SerialSignal_RTS);
2337 set_signals(info);
2338 }
2339
2340 flush_cond_wait(&info->gpio_wait_q);
2341
2342 spin_unlock_irqrestore(&info->lock,flags);
2343
2344 if (info->tty)
2345 set_bit(TTY_IO_ERROR, &info->tty->flags);
2346
2347 info->flags &= ~ASYNC_INITIALIZED;
2348 }
2349
2350 static void program_hw(struct slgt_info *info)
2351 {
2352 unsigned long flags;
2353
2354 spin_lock_irqsave(&info->lock,flags);
2355
2356 rx_stop(info);
2357 tx_stop(info);
2358
2359 if (info->params.mode == MGSL_MODE_HDLC ||
2360 info->params.mode == MGSL_MODE_RAW ||
2361 info->netcount)
2362 hdlc_mode(info);
2363 else
2364 async_mode(info);
2365
2366 set_signals(info);
2367
2368 info->dcd_chkcount = 0;
2369 info->cts_chkcount = 0;
2370 info->ri_chkcount = 0;
2371 info->dsr_chkcount = 0;
2372
2373 slgt_irq_on(info, IRQ_DCD | IRQ_CTS | IRQ_DSR);
2374 get_signals(info);
2375
2376 if (info->netcount ||
2377 (info->tty && info->tty->termios->c_cflag & CREAD))
2378 rx_start(info);
2379
2380 spin_unlock_irqrestore(&info->lock,flags);
2381 }
2382
2383 /*
2384 * reconfigure adapter based on new parameters
2385 */
2386 static void change_params(struct slgt_info *info)
2387 {
2388 unsigned cflag;
2389 int bits_per_char;
2390
2391 if (!info->tty || !info->tty->termios)
2392 return;
2393 DBGINFO(("%s change_params\n", info->device_name));
2394
2395 cflag = info->tty->termios->c_cflag;
2396
2397 /* if B0 rate (hangup) specified then negate DTR and RTS */
2398 /* otherwise assert DTR and RTS */
2399 if (cflag & CBAUD)
2400 info->signals |= SerialSignal_RTS + SerialSignal_DTR;
2401 else
2402 info->signals &= ~(SerialSignal_RTS + SerialSignal_DTR);
2403
2404 /* byte size and parity */
2405
2406 switch (cflag & CSIZE) {
2407 case CS5: info->params.data_bits = 5; break;
2408 case CS6: info->params.data_bits = 6; break;
2409 case CS7: info->params.data_bits = 7; break;
2410 case CS8: info->params.data_bits = 8; break;
2411 default: info->params.data_bits = 7; break;
2412 }
2413
2414 info->params.stop_bits = (cflag & CSTOPB) ? 2 : 1;
2415
2416 if (cflag & PARENB)
2417 info->params.parity = (cflag & PARODD) ? ASYNC_PARITY_ODD : ASYNC_PARITY_EVEN;
2418 else
2419 info->params.parity = ASYNC_PARITY_NONE;
2420
2421 /* calculate number of jiffies to transmit a full
2422 * FIFO (32 bytes) at specified data rate
2423 */
2424 bits_per_char = info->params.data_bits +
2425 info->params.stop_bits + 1;
2426
2427 info->params.data_rate = tty_get_baud_rate(info->tty);
2428
2429 if (info->params.data_rate) {
2430 info->timeout = (32*HZ*bits_per_char) /
2431 info->params.data_rate;
2432 }
2433 info->timeout += HZ/50; /* Add .02 seconds of slop */
2434
2435 if (cflag & CRTSCTS)
2436 info->flags |= ASYNC_CTS_FLOW;
2437 else
2438 info->flags &= ~ASYNC_CTS_FLOW;
2439
2440 if (cflag & CLOCAL)
2441 info->flags &= ~ASYNC_CHECK_CD;
2442 else
2443 info->flags |= ASYNC_CHECK_CD;
2444
2445 /* process tty input control flags */
2446
2447 info->read_status_mask = IRQ_RXOVER;
2448 if (I_INPCK(info->tty))
2449 info->read_status_mask |= MASK_PARITY | MASK_FRAMING;
2450 if (I_BRKINT(info->tty) || I_PARMRK(info->tty))
2451 info->read_status_mask |= MASK_BREAK;
2452 if (I_IGNPAR(info->tty))
2453 info->ignore_status_mask |= MASK_PARITY | MASK_FRAMING;
2454 if (I_IGNBRK(info->tty)) {
2455 info->ignore_status_mask |= MASK_BREAK;
2456 /* If ignoring parity and break indicators, ignore
2457 * overruns too. (For real raw support).
2458 */
2459 if (I_IGNPAR(info->tty))
2460 info->ignore_status_mask |= MASK_OVERRUN;
2461 }
2462
2463 program_hw(info);
2464 }
2465
2466 static int get_stats(struct slgt_info *info, struct mgsl_icount __user *user_icount)
2467 {
2468 DBGINFO(("%s get_stats\n", info->device_name));
2469 if (!user_icount) {
2470 memset(&info->icount, 0, sizeof(info->icount));
2471 } else {
2472 if (copy_to_user(user_icount, &info->icount, sizeof(struct mgsl_icount)))
2473 return -EFAULT;
2474 }
2475 return 0;
2476 }
2477
2478 static int get_params(struct slgt_info *info, MGSL_PARAMS __user *user_params)
2479 {
2480 DBGINFO(("%s get_params\n", info->device_name));
2481 if (copy_to_user(user_params, &info->params, sizeof(MGSL_PARAMS)))
2482 return -EFAULT;
2483 return 0;
2484 }
2485
2486 static int set_params(struct slgt_info *info, MGSL_PARAMS __user *new_params)
2487 {
2488 unsigned long flags;
2489 MGSL_PARAMS tmp_params;
2490
2491 DBGINFO(("%s set_params\n", info->device_name));
2492 if (copy_from_user(&tmp_params, new_params, sizeof(MGSL_PARAMS)))
2493 return -EFAULT;
2494
2495 spin_lock_irqsave(&info->lock, flags);
2496 memcpy(&info->params, &tmp_params, sizeof(MGSL_PARAMS));
2497 spin_unlock_irqrestore(&info->lock, flags);
2498
2499 change_params(info);
2500
2501 return 0;
2502 }
2503
2504 static int get_txidle(struct slgt_info *info, int __user *idle_mode)
2505 {
2506 DBGINFO(("%s get_txidle=%d\n", info->device_name, info->idle_mode));
2507 if (put_user(info->idle_mode, idle_mode))
2508 return -EFAULT;
2509 return 0;
2510 }
2511
2512 static int set_txidle(struct slgt_info *info, int idle_mode)
2513 {
2514 unsigned long flags;
2515 DBGINFO(("%s set_txidle(%d)\n", info->device_name, idle_mode));
2516 spin_lock_irqsave(&info->lock,flags);
2517 info->idle_mode = idle_mode;
2518 tx_set_idle(info);
2519 spin_unlock_irqrestore(&info->lock,flags);
2520 return 0;
2521 }
2522
2523 static int tx_enable(struct slgt_info *info, int enable)
2524 {
2525 unsigned long flags;
2526 DBGINFO(("%s tx_enable(%d)\n", info->device_name, enable));
2527 spin_lock_irqsave(&info->lock,flags);
2528 if (enable) {
2529 if (!info->tx_enabled)
2530 tx_start(info);
2531 } else {
2532 if (info->tx_enabled)
2533 tx_stop(info);
2534 }
2535 spin_unlock_irqrestore(&info->lock,flags);
2536 return 0;
2537 }
2538
2539 /*
2540 * abort transmit HDLC frame
2541 */
2542 static int tx_abort(struct slgt_info *info)
2543 {
2544 unsigned long flags;
2545 DBGINFO(("%s tx_abort\n", info->device_name));
2546 spin_lock_irqsave(&info->lock,flags);
2547 tdma_reset(info);
2548 spin_unlock_irqrestore(&info->lock,flags);
2549 return 0;
2550 }
2551
2552 static int rx_enable(struct slgt_info *info, int enable)
2553 {
2554 unsigned long flags;
2555 DBGINFO(("%s rx_enable(%d)\n", info->device_name, enable));
2556 spin_lock_irqsave(&info->lock,flags);
2557 if (enable) {
2558 if (!info->rx_enabled)
2559 rx_start(info);
2560 } else {
2561 if (info->rx_enabled)
2562 rx_stop(info);
2563 }
2564 spin_unlock_irqrestore(&info->lock,flags);
2565 return 0;
2566 }
2567
2568 /*
2569 * wait for specified event to occur
2570 */
2571 static int wait_mgsl_event(struct slgt_info *info, int __user *mask_ptr)
2572 {
2573 unsigned long flags;
2574 int s;
2575 int rc=0;
2576 struct mgsl_icount cprev, cnow;
2577 int events;
2578 int mask;
2579 struct _input_signal_events oldsigs, newsigs;
2580 DECLARE_WAITQUEUE(wait, current);
2581
2582 if (get_user(mask, mask_ptr))
2583 return -EFAULT;
2584
2585 DBGINFO(("%s wait_mgsl_event(%d)\n", info->device_name, mask));
2586
2587 spin_lock_irqsave(&info->lock,flags);
2588
2589 /* return immediately if state matches requested events */
2590 get_signals(info);
2591 s = info->signals;
2592
2593 events = mask &
2594 ( ((s & SerialSignal_DSR) ? MgslEvent_DsrActive:MgslEvent_DsrInactive) +
2595 ((s & SerialSignal_DCD) ? MgslEvent_DcdActive:MgslEvent_DcdInactive) +
2596 ((s & SerialSignal_CTS) ? MgslEvent_CtsActive:MgslEvent_CtsInactive) +
2597 ((s & SerialSignal_RI) ? MgslEvent_RiActive :MgslEvent_RiInactive) );
2598 if (events) {
2599 spin_unlock_irqrestore(&info->lock,flags);
2600 goto exit;
2601 }
2602
2603 /* save current irq counts */
2604 cprev = info->icount;
2605 oldsigs = info->input_signal_events;
2606
2607 /* enable hunt and idle irqs if needed */
2608 if (mask & (MgslEvent_ExitHuntMode+MgslEvent_IdleReceived)) {
2609 unsigned short val = rd_reg16(info, SCR);
2610 if (!(val & IRQ_RXIDLE))
2611 wr_reg16(info, SCR, (unsigned short)(val | IRQ_RXIDLE));
2612 }
2613
2614 set_current_state(TASK_INTERRUPTIBLE);
2615 add_wait_queue(&info->event_wait_q, &wait);
2616
2617 spin_unlock_irqrestore(&info->lock,flags);
2618
2619 for(;;) {
2620 schedule();
2621 if (signal_pending(current)) {
2622 rc = -ERESTARTSYS;
2623 break;
2624 }
2625
2626 /* get current irq counts */
2627 spin_lock_irqsave(&info->lock,flags);
2628 cnow = info->icount;
2629 newsigs = info->input_signal_events;
2630 set_current_state(TASK_INTERRUPTIBLE);
2631 spin_unlock_irqrestore(&info->lock,flags);
2632
2633 /* if no change, wait aborted for some reason */
2634 if (newsigs.dsr_up == oldsigs.dsr_up &&
2635 newsigs.dsr_down == oldsigs.dsr_down &&
2636 newsigs.dcd_up == oldsigs.dcd_up &&
2637 newsigs.dcd_down == oldsigs.dcd_down &&
2638 newsigs.cts_up == oldsigs.cts_up &&
2639 newsigs.cts_down == oldsigs.cts_down &&
2640 newsigs.ri_up == oldsigs.ri_up &&
2641 newsigs.ri_down == oldsigs.ri_down &&
2642 cnow.exithunt == cprev.exithunt &&
2643 cnow.rxidle == cprev.rxidle) {
2644 rc = -EIO;
2645 break;
2646 }
2647
2648 events = mask &
2649 ( (newsigs.dsr_up != oldsigs.dsr_up ? MgslEvent_DsrActive:0) +
2650 (newsigs.dsr_down != oldsigs.dsr_down ? MgslEvent_DsrInactive:0) +
2651 (newsigs.dcd_up != oldsigs.dcd_up ? MgslEvent_DcdActive:0) +
2652 (newsigs.dcd_down != oldsigs.dcd_down ? MgslEvent_DcdInactive:0) +
2653 (newsigs.cts_up != oldsigs.cts_up ? MgslEvent_CtsActive:0) +
2654 (newsigs.cts_down != oldsigs.cts_down ? MgslEvent_CtsInactive:0) +
2655 (newsigs.ri_up != oldsigs.ri_up ? MgslEvent_RiActive:0) +
2656 (newsigs.ri_down != oldsigs.ri_down ? MgslEvent_RiInactive:0) +
2657 (cnow.exithunt != cprev.exithunt ? MgslEvent_ExitHuntMode:0) +
2658 (cnow.rxidle != cprev.rxidle ? MgslEvent_IdleReceived:0) );
2659 if (events)
2660 break;
2661
2662 cprev = cnow;
2663 oldsigs = newsigs;
2664 }
2665
2666 remove_wait_queue(&info->event_wait_q, &wait);
2667 set_current_state(TASK_RUNNING);
2668
2669
2670 if (mask & (MgslEvent_ExitHuntMode + MgslEvent_IdleReceived)) {
2671 spin_lock_irqsave(&info->lock,flags);
2672 if (!waitqueue_active(&info->event_wait_q)) {
2673 /* disable enable exit hunt mode/idle rcvd IRQs */
2674 wr_reg16(info, SCR,
2675 (unsigned short)(rd_reg16(info, SCR) & ~IRQ_RXIDLE));
2676 }
2677 spin_unlock_irqrestore(&info->lock,flags);
2678 }
2679 exit:
2680 if (rc == 0)
2681 rc = put_user(events, mask_ptr);
2682 return rc;
2683 }
2684
2685 static int get_interface(struct slgt_info *info, int __user *if_mode)
2686 {
2687 DBGINFO(("%s get_interface=%x\n", info->device_name, info->if_mode));
2688 if (put_user(info->if_mode, if_mode))
2689 return -EFAULT;
2690 return 0;
2691 }
2692
2693 static int set_interface(struct slgt_info *info, int if_mode)
2694 {
2695 unsigned long flags;
2696 unsigned short val;
2697
2698 DBGINFO(("%s set_interface=%x)\n", info->device_name, if_mode));
2699 spin_lock_irqsave(&info->lock,flags);
2700 info->if_mode = if_mode;
2701
2702 msc_set_vcr(info);
2703
2704 /* TCR (tx control) 07 1=RTS driver control */
2705 val = rd_reg16(info, TCR);
2706 if (info->if_mode & MGSL_INTERFACE_RTS_EN)
2707 val |= BIT7;
2708 else
2709 val &= ~BIT7;
2710 wr_reg16(info, TCR, val);
2711
2712 spin_unlock_irqrestore(&info->lock,flags);
2713 return 0;
2714 }
2715
2716 /*
2717 * set general purpose IO pin state and direction
2718 *
2719 * user_gpio fields:
2720 * state each bit indicates a pin state
2721 * smask set bit indicates pin state to set
2722 * dir each bit indicates a pin direction (0=input, 1=output)
2723 * dmask set bit indicates pin direction to set
2724 */
2725 static int set_gpio(struct slgt_info *info, struct gpio_desc __user *user_gpio)
2726 {
2727 unsigned long flags;
2728 struct gpio_desc gpio;
2729 __u32 data;
2730
2731 if (!info->gpio_present)
2732 return -EINVAL;
2733 if (copy_from_user(&gpio, user_gpio, sizeof(gpio)))
2734 return -EFAULT;
2735 DBGINFO(("%s set_gpio state=%08x smask=%08x dir=%08x dmask=%08x\n",
2736 info->device_name, gpio.state, gpio.smask,
2737 gpio.dir, gpio.dmask));
2738
2739 spin_lock_irqsave(&info->lock,flags);
2740 if (gpio.dmask) {
2741 data = rd_reg32(info, IODR);
2742 data |= gpio.dmask & gpio.dir;
2743 data &= ~(gpio.dmask & ~gpio.dir);
2744 wr_reg32(info, IODR, data);
2745 }
2746 if (gpio.smask) {
2747 data = rd_reg32(info, IOVR);
2748 data |= gpio.smask & gpio.state;
2749 data &= ~(gpio.smask & ~gpio.state);
2750 wr_reg32(info, IOVR, data);
2751 }
2752 spin_unlock_irqrestore(&info->lock,flags);
2753
2754 return 0;
2755 }
2756
2757 /*
2758 * get general purpose IO pin state and direction
2759 */
2760 static int get_gpio(struct slgt_info *info, struct gpio_desc __user *user_gpio)
2761 {
2762 struct gpio_desc gpio;
2763 if (!info->gpio_present)
2764 return -EINVAL;
2765 gpio.state = rd_reg32(info, IOVR);
2766 gpio.smask = 0xffffffff;
2767 gpio.dir = rd_reg32(info, IODR);
2768 gpio.dmask = 0xffffffff;
2769 if (copy_to_user(user_gpio, &gpio, sizeof(gpio)))
2770 return -EFAULT;
2771 DBGINFO(("%s get_gpio state=%08x dir=%08x\n",
2772 info->device_name, gpio.state, gpio.dir));
2773 return 0;
2774 }
2775
2776 /*
2777 * conditional wait facility
2778 */
2779 static void init_cond_wait(struct cond_wait *w, unsigned int data)
2780 {
2781 init_waitqueue_head(&w->q);
2782 init_waitqueue_entry(&w->wait, current);
2783 w->data = data;
2784 }
2785
2786 static void add_cond_wait(struct cond_wait **head, struct cond_wait *w)
2787 {
2788 set_current_state(TASK_INTERRUPTIBLE);
2789 add_wait_queue(&w->q, &w->wait);
2790 w->next = *head;
2791 *head = w;
2792 }
2793
2794 static void remove_cond_wait(struct cond_wait **head, struct cond_wait *cw)
2795 {
2796 struct cond_wait *w, *prev;
2797 remove_wait_queue(&cw->q, &cw->wait);
2798 set_current_state(TASK_RUNNING);
2799 for (w = *head, prev = NULL ; w != NULL ; prev = w, w = w->next) {
2800 if (w == cw) {
2801 if (prev != NULL)
2802 prev->next = w->next;
2803 else
2804 *head = w->next;
2805 break;
2806 }
2807 }
2808 }
2809
2810 static void flush_cond_wait(struct cond_wait **head)
2811 {
2812 while (*head != NULL) {
2813 wake_up_interruptible(&(*head)->q);
2814 *head = (*head)->next;
2815 }
2816 }
2817
2818 /*
2819 * wait for general purpose I/O pin(s) to enter specified state
2820 *
2821 * user_gpio fields:
2822 * state - bit indicates target pin state
2823 * smask - set bit indicates watched pin
2824 *
2825 * The wait ends when at least one watched pin enters the specified
2826 * state. When 0 (no error) is returned, user_gpio->state is set to the
2827 * state of all GPIO pins when the wait ends.
2828 *
2829 * Note: Each pin may be a dedicated input, dedicated output, or
2830 * configurable input/output. The number and configuration of pins
2831 * varies with the specific adapter model. Only input pins (dedicated
2832 * or configured) can be monitored with this function.
2833 */
2834 static int wait_gpio(struct slgt_info *info, struct gpio_desc __user *user_gpio)
2835 {
2836 unsigned long flags;
2837 int rc = 0;
2838 struct gpio_desc gpio;
2839 struct cond_wait wait;
2840 u32 state;
2841
2842 if (!info->gpio_present)
2843 return -EINVAL;
2844 if (copy_from_user(&gpio, user_gpio, sizeof(gpio)))
2845 return -EFAULT;
2846 DBGINFO(("%s wait_gpio() state=%08x smask=%08x\n",
2847 info->device_name, gpio.state, gpio.smask));
2848 /* ignore output pins identified by set IODR bit */
2849 if ((gpio.smask &= ~rd_reg32(info, IODR)) == 0)
2850 return -EINVAL;
2851 init_cond_wait(&wait, gpio.smask);
2852
2853 spin_lock_irqsave(&info->lock, flags);
2854 /* enable interrupts for watched pins */
2855 wr_reg32(info, IOER, rd_reg32(info, IOER) | gpio.smask);
2856 /* get current pin states */
2857 state = rd_reg32(info, IOVR);
2858
2859 if (gpio.smask & ~(state ^ gpio.state)) {
2860 /* already in target state */
2861 gpio.state = state;
2862 } else {
2863 /* wait for target state */
2864 add_cond_wait(&info->gpio_wait_q, &wait);
2865 spin_unlock_irqrestore(&info->lock, flags);
2866 schedule();
2867 if (signal_pending(current))
2868 rc = -ERESTARTSYS;
2869 else
2870 gpio.state = wait.data;
2871 spin_lock_irqsave(&info->lock, flags);
2872 remove_cond_wait(&info->gpio_wait_q, &wait);
2873 }
2874
2875 /* disable all GPIO interrupts if no waiting processes */
2876 if (info->gpio_wait_q == NULL)
2877 wr_reg32(info, IOER, 0);
2878 spin_unlock_irqrestore(&info->lock,flags);
2879
2880 if ((rc == 0) && copy_to_user(user_gpio, &gpio, sizeof(gpio)))
2881 rc = -EFAULT;
2882 return rc;
2883 }
2884
2885 static int modem_input_wait(struct slgt_info *info,int arg)
2886 {
2887 unsigned long flags;
2888 int rc;
2889 struct mgsl_icount cprev, cnow;
2890 DECLARE_WAITQUEUE(wait, current);
2891
2892 /* save current irq counts */
2893 spin_lock_irqsave(&info->lock,flags);
2894 cprev = info->icount;
2895 add_wait_queue(&info->status_event_wait_q, &wait);
2896 set_current_state(TASK_INTERRUPTIBLE);
2897 spin_unlock_irqrestore(&info->lock,flags);
2898
2899 for(;;) {
2900 schedule();
2901 if (signal_pending(current)) {
2902 rc = -ERESTARTSYS;
2903 break;
2904 }
2905
2906 /* get new irq counts */
2907 spin_lock_irqsave(&info->lock,flags);
2908 cnow = info->icount;
2909 set_current_state(TASK_INTERRUPTIBLE);
2910 spin_unlock_irqrestore(&info->lock,flags);
2911
2912 /* if no change, wait aborted for some reason */
2913 if (cnow.rng == cprev.rng && cnow.dsr == cprev.dsr &&
2914 cnow.dcd == cprev.dcd && cnow.cts == cprev.cts) {
2915 rc = -EIO;
2916 break;
2917 }
2918
2919 /* check for change in caller specified modem input */
2920 if ((arg & TIOCM_RNG && cnow.rng != cprev.rng) ||
2921 (arg & TIOCM_DSR && cnow.dsr != cprev.dsr) ||
2922 (arg & TIOCM_CD && cnow.dcd != cprev.dcd) ||
2923 (arg & TIOCM_CTS && cnow.cts != cprev.cts)) {
2924 rc = 0;
2925 break;
2926 }
2927
2928 cprev = cnow;
2929 }
2930 remove_wait_queue(&info->status_event_wait_q, &wait);
2931 set_current_state(TASK_RUNNING);
2932 return rc;
2933 }
2934
2935 /*
2936 * return state of serial control and status signals
2937 */
2938 static int tiocmget(struct tty_struct *tty, struct file *file)
2939 {
2940 struct slgt_info *info = tty->driver_data;
2941 unsigned int result;
2942 unsigned long flags;
2943
2944 spin_lock_irqsave(&info->lock,flags);
2945 get_signals(info);
2946 spin_unlock_irqrestore(&info->lock,flags);
2947
2948 result = ((info->signals & SerialSignal_RTS) ? TIOCM_RTS:0) +
2949 ((info->signals & SerialSignal_DTR) ? TIOCM_DTR:0) +
2950 ((info->signals & SerialSignal_DCD) ? TIOCM_CAR:0) +
2951 ((info->signals & SerialSignal_RI) ? TIOCM_RNG:0) +
2952 ((info->signals & SerialSignal_DSR) ? TIOCM_DSR:0) +
2953 ((info->signals & SerialSignal_CTS) ? TIOCM_CTS:0);
2954
2955 DBGINFO(("%s tiocmget value=%08X\n", info->device_name, result));
2956 return result;
2957 }
2958
2959 /*
2960 * set modem control signals (DTR/RTS)
2961 *
2962 * cmd signal command: TIOCMBIS = set bit TIOCMBIC = clear bit
2963 * TIOCMSET = set/clear signal values
2964 * value bit mask for command
2965 */
2966 static int tiocmset(struct tty_struct *tty, struct file *file,
2967 unsigned int set, unsigned int clear)
2968 {
2969 struct slgt_info *info = tty->driver_data;
2970 unsigned long flags;
2971
2972 DBGINFO(("%s tiocmset(%x,%x)\n", info->device_name, set, clear));
2973
2974 if (set & TIOCM_RTS)
2975 info->signals |= SerialSignal_RTS;
2976 if (set & TIOCM_DTR)
2977 info->signals |= SerialSignal_DTR;
2978 if (clear & TIOCM_RTS)
2979 info->signals &= ~SerialSignal_RTS;
2980 if (clear & TIOCM_DTR)
2981 info->signals &= ~SerialSignal_DTR;
2982
2983 spin_lock_irqsave(&info->lock,flags);
2984 set_signals(info);
2985 spin_unlock_irqrestore(&info->lock,flags);
2986 return 0;
2987 }
2988
2989 /*
2990 * block current process until the device is ready to open
2991 */
2992 static int block_til_ready(struct tty_struct *tty, struct file *filp,
2993 struct slgt_info *info)
2994 {
2995 DECLARE_WAITQUEUE(wait, current);
2996 int retval;
2997 int do_clocal = 0, extra_count = 0;
2998 unsigned long flags;
2999
3000 DBGINFO(("%s block_til_ready\n", tty->driver->name));
3001
3002 if (filp->f_flags & O_NONBLOCK || tty->flags & (1 << TTY_IO_ERROR)){
3003 /* nonblock mode is set or port is not enabled */
3004 info->flags |= ASYNC_NORMAL_ACTIVE;
3005 return 0;
3006 }
3007
3008 if (tty->termios->c_cflag & CLOCAL)
3009 do_clocal = 1;
3010
3011 /* Wait for carrier detect and the line to become
3012 * free (i.e., not in use by the callout). While we are in
3013 * this loop, info->count is dropped by one, so that
3014 * close() knows when to free things. We restore it upon
3015 * exit, either normal or abnormal.
3016 */
3017
3018 retval = 0;
3019 add_wait_queue(&info->open_wait, &wait);
3020
3021 spin_lock_irqsave(&info->lock, flags);
3022 if (!tty_hung_up_p(filp)) {
3023 extra_count = 1;
3024 info->count--;
3025 }
3026 spin_unlock_irqrestore(&info->lock, flags);
3027 info->blocked_open++;
3028
3029 while (1) {
3030 if ((tty->termios->c_cflag & CBAUD)) {
3031 spin_lock_irqsave(&info->lock,flags);
3032 info->signals |= SerialSignal_RTS + SerialSignal_DTR;
3033 set_signals(info);
3034 spin_unlock_irqrestore(&info->lock,flags);
3035 }
3036
3037 set_current_state(TASK_INTERRUPTIBLE);
3038
3039 if (tty_hung_up_p(filp) || !(info->flags & ASYNC_INITIALIZED)){
3040 retval = (info->flags & ASYNC_HUP_NOTIFY) ?
3041 -EAGAIN : -ERESTARTSYS;
3042 break;
3043 }
3044
3045 spin_lock_irqsave(&info->lock,flags);
3046 get_signals(info);
3047 spin_unlock_irqrestore(&info->lock,flags);
3048
3049 if (!(info->flags & ASYNC_CLOSING) &&
3050 (do_clocal || (info->signals & SerialSignal_DCD)) ) {
3051 break;
3052 }
3053
3054 if (signal_pending(current)) {
3055 retval = -ERESTARTSYS;
3056 break;
3057 }
3058
3059 DBGINFO(("%s block_til_ready wait\n", tty->driver->name));
3060 schedule();
3061 }
3062
3063 set_current_state(TASK_RUNNING);
3064 remove_wait_queue(&info->open_wait, &wait);
3065
3066 if (extra_count)
3067 info->count++;
3068 info->blocked_open--;
3069
3070 if (!retval)
3071 info->flags |= ASYNC_NORMAL_ACTIVE;
3072
3073 DBGINFO(("%s block_til_ready ready, rc=%d\n", tty->driver->name, retval));
3074 return retval;
3075 }
3076
3077 static int alloc_tmp_rbuf(struct slgt_info *info)
3078 {
3079 info->tmp_rbuf = kmalloc(info->max_frame_size, GFP_KERNEL);
3080 if (info->tmp_rbuf == NULL)
3081 return -ENOMEM;
3082 return 0;
3083 }
3084
3085 static void free_tmp_rbuf(struct slgt_info *info)
3086 {
3087 kfree(info->tmp_rbuf);
3088 info->tmp_rbuf = NULL;
3089 }
3090
3091 /*
3092 * allocate DMA descriptor lists.
3093 */
3094 static int alloc_desc(struct slgt_info *info)
3095 {
3096 unsigned int i;
3097 unsigned int pbufs;
3098
3099 /* allocate memory to hold descriptor lists */
3100 info->bufs = pci_alloc_consistent(info->pdev, DESC_LIST_SIZE, &info->bufs_dma_addr);
3101 if (info->bufs == NULL)
3102 return -ENOMEM;
3103
3104 memset(info->bufs, 0, DESC_LIST_SIZE);
3105
3106 info->rbufs = (struct slgt_desc*)info->bufs;
3107 info->tbufs = ((struct slgt_desc*)info->bufs) + info->rbuf_count;
3108
3109 pbufs = (unsigned int)info->bufs_dma_addr;
3110
3111 /*
3112 * Build circular lists of descriptors
3113 */
3114
3115 for (i=0; i < info->rbuf_count; i++) {
3116 /* physical address of this descriptor */
3117 info->rbufs[i].pdesc = pbufs + (i * sizeof(struct slgt_desc));
3118
3119 /* physical address of next descriptor */
3120 if (i == info->rbuf_count - 1)
3121 info->rbufs[i].next = cpu_to_le32(pbufs);
3122 else
3123 info->rbufs[i].next = cpu_to_le32(pbufs + ((i+1) * sizeof(struct slgt_desc)));
3124 set_desc_count(info->rbufs[i], DMABUFSIZE);
3125 }
3126
3127 for (i=0; i < info->tbuf_count; i++) {
3128 /* physical address of this descriptor */
3129 info->tbufs[i].pdesc = pbufs + ((info->rbuf_count + i) * sizeof(struct slgt_desc));
3130
3131 /* physical address of next descriptor */
3132 if (i == info->tbuf_count - 1)
3133 info->tbufs[i].next = cpu_to_le32(pbufs + info->rbuf_count * sizeof(struct slgt_desc));
3134 else
3135 info->tbufs[i].next = cpu_to_le32(pbufs + ((info->rbuf_count + i + 1) * sizeof(struct slgt_desc)));
3136 }
3137
3138 return 0;
3139 }
3140
3141 static void free_desc(struct slgt_info *info)
3142 {
3143 if (info->bufs != NULL) {
3144 pci_free_consistent(info->pdev, DESC_LIST_SIZE, info->bufs, info->bufs_dma_addr);
3145 info->bufs = NULL;
3146 info->rbufs = NULL;
3147 info->tbufs = NULL;
3148 }
3149 }
3150
3151 static int alloc_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count)
3152 {
3153 int i;
3154 for (i=0; i < count; i++) {
3155 if ((bufs[i].buf = pci_alloc_consistent(info->pdev, DMABUFSIZE, &bufs[i].buf_dma_addr)) == NULL)
3156 return -ENOMEM;
3157 bufs[i].pbuf = cpu_to_le32((unsigned int)bufs[i].buf_dma_addr);
3158 }
3159 return 0;
3160 }
3161
3162 static void free_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count)
3163 {
3164 int i;
3165 for (i=0; i < count; i++) {
3166 if (bufs[i].buf == NULL)
3167 continue;
3168 pci_free_consistent(info->pdev, DMABUFSIZE, bufs[i].buf, bufs[i].buf_dma_addr);
3169 bufs[i].buf = NULL;
3170 }
3171 }
3172
3173 static int alloc_dma_bufs(struct slgt_info *info)
3174 {
3175 info->rbuf_count = 32;
3176 info->tbuf_count = 32;
3177
3178 if (alloc_desc(info) < 0 ||
3179 alloc_bufs(info, info->rbufs, info->rbuf_count) < 0 ||
3180 alloc_bufs(info, info->tbufs, info->tbuf_count) < 0 ||
3181 alloc_tmp_rbuf(info) < 0) {
3182 DBGERR(("%s DMA buffer alloc fail\n", info->device_name));
3183 return -ENOMEM;
3184 }
3185 reset_rbufs(info);
3186 return 0;
3187 }
3188
3189 static void free_dma_bufs(struct slgt_info *info)
3190 {
3191 if (info->bufs) {
3192 free_bufs(info, info->rbufs, info->rbuf_count);
3193 free_bufs(info, info->tbufs, info->tbuf_count);
3194 free_desc(info);
3195 }
3196 free_tmp_rbuf(info);
3197 }
3198
3199 static int claim_resources(struct slgt_info *info)
3200 {
3201 if (request_mem_region(info->phys_reg_addr, SLGT_REG_SIZE, "synclink_gt") == NULL) {
3202 DBGERR(("%s reg addr conflict, addr=%08X\n",
3203 info->device_name, info->phys_reg_addr));
3204 info->init_error = DiagStatus_AddressConflict;
3205 goto errout;
3206 }
3207 else
3208 info->reg_addr_requested = 1;
3209
3210 info->reg_addr = ioremap(info->phys_reg_addr, SLGT_REG_SIZE);
3211 if (!info->reg_addr) {
3212 DBGERR(("%s cant map device registers, addr=%08X\n",
3213 info->device_name, info->phys_reg_addr));
3214 info->init_error = DiagStatus_CantAssignPciResources;
3215 goto errout;
3216 }
3217 return 0;
3218
3219 errout:
3220 release_resources(info);
3221 return -ENODEV;
3222 }
3223
3224 static void release_resources(struct slgt_info *info)
3225 {
3226 if (info->irq_requested) {
3227 free_irq(info->irq_level, info);
3228 info->irq_requested = 0;
3229 }
3230
3231 if (info->reg_addr_requested) {
3232 release_mem_region(info->phys_reg_addr, SLGT_REG_SIZE);
3233 info->reg_addr_requested = 0;
3234 }
3235
3236 if (info->reg_addr) {
3237 iounmap(info->reg_addr);
3238 info->reg_addr = NULL;
3239 }
3240 }
3241
3242 /* Add the specified device instance data structure to the
3243 * global linked list of devices and increment the device count.
3244 */
3245 static void add_device(struct slgt_info *info)
3246 {
3247 char *devstr;
3248
3249 info->next_device = NULL;
3250 info->line = slgt_device_count;
3251 sprintf(info->device_name, "%s%d", tty_dev_prefix, info->line);
3252
3253 if (info->line < MAX_DEVICES) {
3254 if (maxframe[info->line])
3255 info->max_frame_size = maxframe[info->line];
3256 info->dosyncppp = dosyncppp[info->line];
3257 }
3258
3259 slgt_device_count++;
3260
3261 if (!slgt_device_list)
3262 slgt_device_list = info;
3263 else {
3264 struct slgt_info *current_dev = slgt_device_list;
3265 while(current_dev->next_device)
3266 current_dev = current_dev->next_device;
3267 current_dev->next_device = info;
3268 }
3269
3270 if (info->max_frame_size < 4096)
3271 info->max_frame_size = 4096;
3272 else if (info->max_frame_size > 65535)
3273 info->max_frame_size = 65535;
3274
3275 switch(info->pdev->device) {
3276 case SYNCLINK_GT_DEVICE_ID:
3277 devstr = "GT";
3278 break;
3279 case SYNCLINK_GT4_DEVICE_ID:
3280 devstr = "GT4";
3281 break;
3282 case SYNCLINK_AC_DEVICE_ID:
3283 devstr = "AC";
3284 info->params.mode = MGSL_MODE_ASYNC;
3285 break;
3286 default:
3287 devstr = "(unknown model)";
3288 }
3289 printk("SyncLink %s %s IO=%08x IRQ=%d MaxFrameSize=%u\n",
3290 devstr, info->device_name, info->phys_reg_addr,
3291 info->irq_level, info->max_frame_size);
3292
3293 #ifdef CONFIG_HDLC
3294 hdlcdev_init(info);
3295 #endif
3296 }
3297
3298 /*
3299 * allocate device instance structure, return NULL on failure
3300 */
3301 static struct slgt_info *alloc_dev(int adapter_num, int port_num, struct pci_dev *pdev)
3302 {
3303 struct slgt_info *info;
3304
3305 info = kmalloc(sizeof(struct slgt_info), GFP_KERNEL);
3306
3307 if (!info) {
3308 DBGERR(("%s device alloc failed adapter=%d port=%d\n",
3309 driver_name, adapter_num, port_num));
3310 } else {
3311 memset(info, 0, sizeof(struct slgt_info));
3312 info->magic = MGSL_MAGIC;
3313 INIT_WORK(&info->task, bh_handler, info);
3314 info->max_frame_size = 4096;
3315 info->raw_rx_size = DMABUFSIZE;
3316 info->close_delay = 5*HZ/10;
3317 info->closing_wait = 30*HZ;
3318 init_waitqueue_head(&info->open_wait);
3319 init_waitqueue_head(&info->close_wait);
3320 init_waitqueue_head(&info->status_event_wait_q);
3321 init_waitqueue_head(&info->event_wait_q);
3322 spin_lock_init(&info->netlock);
3323 memcpy(&info->params,&default_params,sizeof(MGSL_PARAMS));
3324 info->idle_mode = HDLC_TXIDLE_FLAGS;
3325 info->adapter_num = adapter_num;
3326 info->port_num = port_num;
3327
3328 init_timer(&info->tx_timer);
3329 info->tx_timer.data = (unsigned long)info;
3330 info->tx_timer.function = tx_timeout;
3331
3332 init_timer(&info->rx_timer);
3333 info->rx_timer.data = (unsigned long)info;
3334 info->rx_timer.function = rx_timeout;
3335
3336 /* Copy configuration info to device instance data */
3337 info->pdev = pdev;
3338 info->irq_level = pdev->irq;
3339 info->phys_reg_addr = pci_resource_start(pdev,0);
3340
3341 info->bus_type = MGSL_BUS_TYPE_PCI;
3342 info->irq_flags = SA_SHIRQ;
3343
3344 info->init_error = -1; /* assume error, set to 0 on successful init */
3345 }
3346
3347 return info;
3348 }
3349
3350 static void device_init(int adapter_num, struct pci_dev *pdev)
3351 {
3352 struct slgt_info *port_array[SLGT_MAX_PORTS];
3353 int i;
3354 int port_count = 1;
3355
3356 if (pdev->device == SYNCLINK_GT4_DEVICE_ID)
3357 port_count = 4;
3358
3359 /* allocate device instances for all ports */
3360 for (i=0; i < port_count; ++i) {
3361 port_array[i] = alloc_dev(adapter_num, i, pdev);
3362 if (port_array[i] == NULL) {
3363 for (--i; i >= 0; --i)
3364 kfree(port_array[i]);
3365 return;
3366 }
3367 }
3368
3369 /* give copy of port_array to all ports and add to device list */
3370 for (i=0; i < port_count; ++i) {
3371 memcpy(port_array[i]->port_array, port_array, sizeof(port_array));
3372 add_device(port_array[i]);
3373 port_array[i]->port_count = port_count;
3374 spin_lock_init(&port_array[i]->lock);
3375 }
3376
3377 /* Allocate and claim adapter resources */
3378 if (!claim_resources(port_array[0])) {
3379
3380 alloc_dma_bufs(port_array[0]);
3381
3382 /* copy resource information from first port to others */
3383 for (i = 1; i < port_count; ++i) {
3384 port_array[i]->lock = port_array[0]->lock;
3385 port_array[i]->irq_level = port_array[0]->irq_level;
3386 port_array[i]->reg_addr = port_array[0]->reg_addr;
3387 alloc_dma_bufs(port_array[i]);
3388 }
3389
3390 if (request_irq(port_array[0]->irq_level,
3391 slgt_interrupt,
3392 port_array[0]->irq_flags,
3393 port_array[0]->device_name,
3394 port_array[0]) < 0) {
3395 DBGERR(("%s request_irq failed IRQ=%d\n",
3396 port_array[0]->device_name,
3397 port_array[0]->irq_level));
3398 } else {
3399 port_array[0]->irq_requested = 1;
3400 adapter_test(port_array[0]);
3401 for (i=1 ; i < port_count ; i++) {
3402 port_array[i]->init_error = port_array[0]->init_error;
3403 port_array[i]->gpio_present = port_array[0]->gpio_present;
3404 }
3405 }
3406 }
3407 }
3408
3409 static int __devinit init_one(struct pci_dev *dev,
3410 const struct pci_device_id *ent)
3411 {
3412 if (pci_enable_device(dev)) {
3413 printk("error enabling pci device %p\n", dev);
3414 return -EIO;
3415 }
3416 pci_set_master(dev);
3417 device_init(slgt_device_count, dev);
3418 return 0;
3419 }
3420
3421 static void __devexit remove_one(struct pci_dev *dev)
3422 {
3423 }
3424
3425 static struct tty_operations ops = {
3426 .open = open,
3427 .close = close,
3428 .write = write,
3429 .put_char = put_char,
3430 .flush_chars = flush_chars,
3431 .write_room = write_room,
3432 .chars_in_buffer = chars_in_buffer,
3433 .flush_buffer = flush_buffer,
3434 .ioctl = ioctl,
3435 .throttle = throttle,
3436 .unthrottle = unthrottle,
3437 .send_xchar = send_xchar,
3438 .break_ctl = set_break,
3439 .wait_until_sent = wait_until_sent,
3440 .read_proc = read_proc,
3441 .set_termios = set_termios,
3442 .stop = tx_hold,
3443 .start = tx_release,
3444 .hangup = hangup,
3445 .tiocmget = tiocmget,
3446 .tiocmset = tiocmset,
3447 };
3448
3449 static void slgt_cleanup(void)
3450 {
3451 int rc;
3452 struct slgt_info *info;
3453 struct slgt_info *tmp;
3454
3455 printk("unload %s %s\n", driver_name, driver_version);
3456
3457 if (serial_driver) {
3458 if ((rc = tty_unregister_driver(serial_driver)))
3459 DBGERR(("tty_unregister_driver error=%d\n", rc));
3460 put_tty_driver(serial_driver);
3461 }
3462
3463 /* reset devices */
3464 info = slgt_device_list;
3465 while(info) {
3466 reset_port(info);
3467 info = info->next_device;
3468 }
3469
3470 /* release devices */
3471 info = slgt_device_list;
3472 while(info) {
3473 #ifdef CONFIG_HDLC
3474 hdlcdev_exit(info);
3475 #endif
3476 free_dma_bufs(info);
3477 free_tmp_rbuf(info);
3478 if (info->port_num == 0)
3479 release_resources(info);
3480 tmp = info;
3481 info = info->next_device;
3482 kfree(tmp);
3483 }
3484
3485 if (pci_registered)
3486 pci_unregister_driver(&pci_driver);
3487 }
3488
3489 /*
3490 * Driver initialization entry point.
3491 */
3492 static int __init slgt_init(void)
3493 {
3494 int rc;
3495
3496 printk("%s %s\n", driver_name, driver_version);
3497
3498 slgt_device_count = 0;
3499 if ((rc = pci_register_driver(&pci_driver)) < 0) {
3500 printk("%s pci_register_driver error=%d\n", driver_name, rc);
3501 return rc;
3502 }
3503 pci_registered = 1;
3504
3505 if (!slgt_device_list) {
3506 printk("%s no devices found\n",driver_name);
3507 return -ENODEV;
3508 }
3509
3510 serial_driver = alloc_tty_driver(MAX_DEVICES);
3511 if (!serial_driver) {
3512 rc = -ENOMEM;
3513 goto error;
3514 }
3515
3516 /* Initialize the tty_driver structure */
3517
3518 serial_driver->owner = THIS_MODULE;
3519 serial_driver->driver_name = tty_driver_name;
3520 serial_driver->name = tty_dev_prefix;
3521 serial_driver->major = ttymajor;
3522 serial_driver->minor_start = 64;
3523 serial_driver->type = TTY_DRIVER_TYPE_SERIAL;
3524 serial_driver->subtype = SERIAL_TYPE_NORMAL;
3525 serial_driver->init_termios = tty_std_termios;
3526 serial_driver->init_termios.c_cflag =
3527 B9600 | CS8 | CREAD | HUPCL | CLOCAL;
3528 serial_driver->flags = TTY_DRIVER_REAL_RAW;
3529 tty_set_operations(serial_driver, &ops);
3530 if ((rc = tty_register_driver(serial_driver)) < 0) {
3531 DBGERR(("%s can't register serial driver\n", driver_name));
3532 put_tty_driver(serial_driver);
3533 serial_driver = NULL;
3534 goto error;
3535 }
3536
3537 printk("%s %s, tty major#%d\n",
3538 driver_name, driver_version,
3539 serial_driver->major);
3540
3541 return 0;
3542
3543 error:
3544 slgt_cleanup();
3545 return rc;
3546 }
3547
3548 static void __exit slgt_exit(void)
3549 {
3550 slgt_cleanup();
3551 }
3552
3553 module_init(slgt_init);
3554 module_exit(slgt_exit);
3555
3556 /*
3557 * register access routines
3558 */
3559
3560 #define CALC_REGADDR() \
3561 unsigned long reg_addr = ((unsigned long)info->reg_addr) + addr; \
3562 if (addr >= 0x80) \
3563 reg_addr += (info->port_num) * 32;
3564
3565 static __u8 rd_reg8(struct slgt_info *info, unsigned int addr)
3566 {
3567 CALC_REGADDR();
3568 return readb((void __iomem *)reg_addr);
3569 }
3570
3571 static void wr_reg8(struct slgt_info *info, unsigned int addr, __u8 value)
3572 {
3573 CALC_REGADDR();
3574 writeb(value, (void __iomem *)reg_addr);
3575 }
3576
3577 static __u16 rd_reg16(struct slgt_info *info, unsigned int addr)
3578 {
3579 CALC_REGADDR();
3580 return readw((void __iomem *)reg_addr);
3581 }
3582
3583 static void wr_reg16(struct slgt_info *info, unsigned int addr, __u16 value)
3584 {
3585 CALC_REGADDR();
3586 writew(value, (void __iomem *)reg_addr);
3587 }
3588
3589 static __u32 rd_reg32(struct slgt_info *info, unsigned int addr)
3590 {
3591 CALC_REGADDR();
3592 return readl((void __iomem *)reg_addr);
3593 }
3594
3595 static void wr_reg32(struct slgt_info *info, unsigned int addr, __u32 value)
3596 {
3597 CALC_REGADDR();
3598 writel(value, (void __iomem *)reg_addr);
3599 }
3600
3601 static void rdma_reset(struct slgt_info *info)
3602 {
3603 unsigned int i;
3604
3605 /* set reset bit */
3606 wr_reg32(info, RDCSR, BIT1);
3607
3608 /* wait for enable bit cleared */
3609 for(i=0 ; i < 1000 ; i++)
3610 if (!(rd_reg32(info, RDCSR) & BIT0))
3611 break;
3612 }
3613
3614 static void tdma_reset(struct slgt_info *info)
3615 {
3616 unsigned int i;
3617
3618 /* set reset bit */
3619 wr_reg32(info, TDCSR, BIT1);
3620
3621 /* wait for enable bit cleared */
3622 for(i=0 ; i < 1000 ; i++)
3623 if (!(rd_reg32(info, TDCSR) & BIT0))
3624 break;
3625 }
3626
3627 /*
3628 * enable internal loopback
3629 * TxCLK and RxCLK are generated from BRG
3630 * and TxD is looped back to RxD internally.
3631 */
3632 static void enable_loopback(struct slgt_info *info)
3633 {
3634 /* SCR (serial control) BIT2=looopback enable */
3635 wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) | BIT2));
3636
3637 if (info->params.mode != MGSL_MODE_ASYNC) {
3638 /* CCR (clock control)
3639 * 07..05 tx clock source (010 = BRG)
3640 * 04..02 rx clock source (010 = BRG)
3641 * 01 auxclk enable (0 = disable)
3642 * 00 BRG enable (1 = enable)
3643 *
3644 * 0100 1001
3645 */
3646 wr_reg8(info, CCR, 0x49);
3647
3648 /* set speed if available, otherwise use default */
3649 if (info->params.clock_speed)
3650 set_rate(info, info->params.clock_speed);
3651 else
3652 set_rate(info, 3686400);
3653 }
3654 }
3655
3656 /*
3657 * set baud rate generator to specified rate
3658 */
3659 static void set_rate(struct slgt_info *info, u32 rate)
3660 {
3661 unsigned int div;
3662 static unsigned int osc = 14745600;
3663
3664 /* div = osc/rate - 1
3665 *
3666 * Round div up if osc/rate is not integer to
3667 * force to next slowest rate.
3668 */
3669
3670 if (rate) {
3671 div = osc/rate;
3672 if (!(osc % rate) && div)
3673 div--;
3674 wr_reg16(info, BDR, (unsigned short)div);
3675 }
3676 }
3677
3678 static void rx_stop(struct slgt_info *info)
3679 {
3680 unsigned short val;
3681
3682 /* disable and reset receiver */
3683 val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */
3684 wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */
3685 wr_reg16(info, RCR, val); /* clear reset bit */
3686
3687 slgt_irq_off(info, IRQ_RXOVER + IRQ_RXDATA + IRQ_RXIDLE);
3688
3689 /* clear pending rx interrupts */
3690 wr_reg16(info, SSR, IRQ_RXIDLE + IRQ_RXOVER);
3691
3692 rdma_reset(info);
3693
3694 info->rx_enabled = 0;
3695 info->rx_restart = 0;
3696 }
3697
3698 static void rx_start(struct slgt_info *info)
3699 {
3700 unsigned short val;
3701
3702 slgt_irq_off(info, IRQ_RXOVER + IRQ_RXDATA);
3703
3704 /* clear pending rx overrun IRQ */
3705 wr_reg16(info, SSR, IRQ_RXOVER);
3706
3707 /* reset and disable receiver */
3708 val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */
3709 wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */
3710 wr_reg16(info, RCR, val); /* clear reset bit */
3711
3712 rdma_reset(info);
3713 reset_rbufs(info);
3714
3715 /* set 1st descriptor address */
3716 wr_reg32(info, RDDAR, info->rbufs[0].pdesc);
3717
3718 if (info->params.mode != MGSL_MODE_ASYNC) {
3719 /* enable rx DMA and DMA interrupt */
3720 wr_reg32(info, RDCSR, (BIT2 + BIT0));
3721 } else {
3722 /* enable saving of rx status, rx DMA and DMA interrupt */
3723 wr_reg32(info, RDCSR, (BIT6 + BIT2 + BIT0));
3724 }
3725
3726 slgt_irq_on(info, IRQ_RXOVER);
3727
3728 /* enable receiver */
3729 wr_reg16(info, RCR, (unsigned short)(rd_reg16(info, RCR) | BIT1));
3730
3731 info->rx_restart = 0;
3732 info->rx_enabled = 1;
3733 }
3734
3735 static void tx_start(struct slgt_info *info)
3736 {
3737 if (!info->tx_enabled) {
3738 wr_reg16(info, TCR,
3739 (unsigned short)(rd_reg16(info, TCR) | BIT1));
3740 info->tx_enabled = TRUE;
3741 }
3742
3743 if (info->tx_count) {
3744 info->drop_rts_on_tx_done = 0;
3745
3746 if (info->params.mode != MGSL_MODE_ASYNC) {
3747 if (info->params.flags & HDLC_FLAG_AUTO_RTS) {
3748 get_signals(info);
3749 if (!(info->signals & SerialSignal_RTS)) {
3750 info->signals |= SerialSignal_RTS;
3751 set_signals(info);
3752 info->drop_rts_on_tx_done = 1;
3753 }
3754 }
3755
3756 slgt_irq_off(info, IRQ_TXDATA);
3757 slgt_irq_on(info, IRQ_TXUNDER + IRQ_TXIDLE);
3758 /* clear tx idle and underrun status bits */
3759 wr_reg16(info, SSR, (unsigned short)(IRQ_TXIDLE + IRQ_TXUNDER));
3760
3761 if (!(rd_reg32(info, TDCSR) & BIT0)) {
3762 /* tx DMA stopped, restart tx DMA */
3763 tdma_reset(info);
3764 /* set 1st descriptor address */
3765 wr_reg32(info, TDDAR, info->tbufs[info->tbuf_start].pdesc);
3766 if (info->params.mode == MGSL_MODE_RAW)
3767 wr_reg32(info, TDCSR, BIT2 + BIT0); /* IRQ + DMA enable */
3768 else
3769 wr_reg32(info, TDCSR, BIT0); /* DMA enable */
3770 }
3771
3772 if (info->params.mode != MGSL_MODE_RAW) {
3773 info->tx_timer.expires = jiffies + msecs_to_jiffies(5000);
3774 add_timer(&info->tx_timer);
3775 }
3776 } else {
3777 tdma_reset(info);
3778 /* set 1st descriptor address */
3779 wr_reg32(info, TDDAR, info->tbufs[info->tbuf_start].pdesc);
3780
3781 slgt_irq_off(info, IRQ_TXDATA);
3782 slgt_irq_on(info, IRQ_TXIDLE);
3783 /* clear tx idle status bit */
3784 wr_reg16(info, SSR, IRQ_TXIDLE);
3785
3786 /* enable tx DMA */
3787 wr_reg32(info, TDCSR, BIT0);
3788 }
3789
3790 info->tx_active = 1;
3791 }
3792 }
3793
3794 static void tx_stop(struct slgt_info *info)
3795 {
3796 unsigned short val;
3797
3798 del_timer(&info->tx_timer);
3799
3800 tdma_reset(info);
3801
3802 /* reset and disable transmitter */
3803 val = rd_reg16(info, TCR) & ~BIT1; /* clear enable bit */
3804 wr_reg16(info, TCR, (unsigned short)(val | BIT2)); /* set reset bit */
3805 wr_reg16(info, TCR, val); /* clear reset */
3806
3807 slgt_irq_off(info, IRQ_TXDATA + IRQ_TXIDLE + IRQ_TXUNDER);
3808
3809 /* clear tx idle and underrun status bit */
3810 wr_reg16(info, SSR, (unsigned short)(IRQ_TXIDLE + IRQ_TXUNDER));
3811
3812 reset_tbufs(info);
3813
3814 info->tx_enabled = 0;
3815 info->tx_active = 0;
3816 }
3817
3818 static void reset_port(struct slgt_info *info)
3819 {
3820 if (!info->reg_addr)
3821 return;
3822
3823 tx_stop(info);
3824 rx_stop(info);
3825
3826 info->signals &= ~(SerialSignal_DTR + SerialSignal_RTS);
3827 set_signals(info);
3828
3829 slgt_irq_off(info, IRQ_ALL | IRQ_MASTER);
3830 }
3831
3832 static void reset_adapter(struct slgt_info *info)
3833 {
3834 int i;
3835 for (i=0; i < info->port_count; ++i) {
3836 if (info->port_array[i])
3837 reset_port(info->port_array[i]);
3838 }
3839 }
3840
3841 static void async_mode(struct slgt_info *info)
3842 {
3843 unsigned short val;
3844
3845 slgt_irq_off(info, IRQ_ALL | IRQ_MASTER);
3846 tx_stop(info);
3847 rx_stop(info);
3848
3849 /* TCR (tx control)
3850 *
3851 * 15..13 mode, 010=async
3852 * 12..10 encoding, 000=NRZ
3853 * 09 parity enable
3854 * 08 1=odd parity, 0=even parity
3855 * 07 1=RTS driver control
3856 * 06 1=break enable
3857 * 05..04 character length
3858 * 00=5 bits
3859 * 01=6 bits
3860 * 10=7 bits
3861 * 11=8 bits
3862 * 03 0=1 stop bit, 1=2 stop bits
3863 * 02 reset
3864 * 01 enable
3865 * 00 auto-CTS enable
3866 */
3867 val = 0x4000;
3868
3869 if (info->if_mode & MGSL_INTERFACE_RTS_EN)
3870 val |= BIT7;
3871
3872 if (info->params.parity != ASYNC_PARITY_NONE) {
3873 val |= BIT9;
3874 if (info->params.parity == ASYNC_PARITY_ODD)
3875 val |= BIT8;
3876 }
3877
3878 switch (info->params.data_bits)
3879 {
3880 case 6: val |= BIT4; break;
3881 case 7: val |= BIT5; break;
3882 case 8: val |= BIT5 + BIT4; break;
3883 }
3884
3885 if (info->params.stop_bits != 1)
3886 val |= BIT3;
3887
3888 if (info->params.flags & HDLC_FLAG_AUTO_CTS)
3889 val |= BIT0;
3890
3891 wr_reg16(info, TCR, val);
3892
3893 /* RCR (rx control)
3894 *
3895 * 15..13 mode, 010=async
3896 * 12..10 encoding, 000=NRZ
3897 * 09 parity enable
3898 * 08 1=odd parity, 0=even parity
3899 * 07..06 reserved, must be 0
3900 * 05..04 character length
3901 * 00=5 bits
3902 * 01=6 bits
3903 * 10=7 bits
3904 * 11=8 bits
3905 * 03 reserved, must be zero
3906 * 02 reset
3907 * 01 enable
3908 * 00 auto-DCD enable
3909 */
3910 val = 0x4000;
3911
3912 if (info->params.parity != ASYNC_PARITY_NONE) {
3913 val |= BIT9;
3914 if (info->params.parity == ASYNC_PARITY_ODD)
3915 val |= BIT8;
3916 }
3917
3918 switch (info->params.data_bits)
3919 {
3920 case 6: val |= BIT4; break;
3921 case 7: val |= BIT5; break;
3922 case 8: val |= BIT5 + BIT4; break;
3923 }
3924
3925 if (info->params.flags & HDLC_FLAG_AUTO_DCD)
3926 val |= BIT0;
3927
3928 wr_reg16(info, RCR, val);
3929
3930 /* CCR (clock control)
3931 *
3932 * 07..05 011 = tx clock source is BRG/16
3933 * 04..02 010 = rx clock source is BRG
3934 * 01 0 = auxclk disabled
3935 * 00 1 = BRG enabled
3936 *
3937 * 0110 1001
3938 */
3939 wr_reg8(info, CCR, 0x69);
3940
3941 msc_set_vcr(info);
3942
3943 tx_set_idle(info);
3944
3945 /* SCR (serial control)
3946 *
3947 * 15 1=tx req on FIFO half empty
3948 * 14 1=rx req on FIFO half full
3949 * 13 tx data IRQ enable
3950 * 12 tx idle IRQ enable
3951 * 11 rx break on IRQ enable
3952 * 10 rx data IRQ enable
3953 * 09 rx break off IRQ enable
3954 * 08 overrun IRQ enable
3955 * 07 DSR IRQ enable
3956 * 06 CTS IRQ enable
3957 * 05 DCD IRQ enable
3958 * 04 RI IRQ enable
3959 * 03 reserved, must be zero
3960 * 02 1=txd->rxd internal loopback enable
3961 * 01 reserved, must be zero
3962 * 00 1=master IRQ enable
3963 */
3964 val = BIT15 + BIT14 + BIT0;
3965 wr_reg16(info, SCR, val);
3966
3967 slgt_irq_on(info, IRQ_RXBREAK | IRQ_RXOVER);
3968
3969 set_rate(info, info->params.data_rate * 16);
3970
3971 if (info->params.loopback)
3972 enable_loopback(info);
3973 }
3974
3975 static void hdlc_mode(struct slgt_info *info)
3976 {
3977 unsigned short val;
3978
3979 slgt_irq_off(info, IRQ_ALL | IRQ_MASTER);
3980 tx_stop(info);
3981 rx_stop(info);
3982
3983 /* TCR (tx control)
3984 *
3985 * 15..13 mode, 000=HDLC 001=raw sync
3986 * 12..10 encoding
3987 * 09 CRC enable
3988 * 08 CRC32
3989 * 07 1=RTS driver control
3990 * 06 preamble enable
3991 * 05..04 preamble length
3992 * 03 share open/close flag
3993 * 02 reset
3994 * 01 enable
3995 * 00 auto-CTS enable
3996 */
3997 val = 0;
3998
3999 if (info->params.mode == MGSL_MODE_RAW)
4000 val |= BIT13;
4001 if (info->if_mode & MGSL_INTERFACE_RTS_EN)
4002 val |= BIT7;
4003
4004 switch(info->params.encoding)
4005 {
4006 case HDLC_ENCODING_NRZB: val |= BIT10; break;
4007 case HDLC_ENCODING_NRZI_MARK: val |= BIT11; break;
4008 case HDLC_ENCODING_NRZI: val |= BIT11 + BIT10; break;
4009 case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break;
4010 case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break;
4011 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break;
4012 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break;
4013 }
4014
4015 switch (info->params.crc_type)
4016 {
4017 case HDLC_CRC_16_CCITT: val |= BIT9; break;
4018 case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break;
4019 }
4020
4021 if (info->params.preamble != HDLC_PREAMBLE_PATTERN_NONE)
4022 val |= BIT6;
4023
4024 switch (info->params.preamble_length)
4025 {
4026 case HDLC_PREAMBLE_LENGTH_16BITS: val |= BIT5; break;
4027 case HDLC_PREAMBLE_LENGTH_32BITS: val |= BIT4; break;
4028 case HDLC_PREAMBLE_LENGTH_64BITS: val |= BIT5 + BIT4; break;
4029 }
4030
4031 if (info->params.flags & HDLC_FLAG_AUTO_CTS)
4032 val |= BIT0;
4033
4034 wr_reg16(info, TCR, val);
4035
4036 /* TPR (transmit preamble) */
4037
4038 switch (info->params.preamble)
4039 {
4040 case HDLC_PREAMBLE_PATTERN_FLAGS: val = 0x7e; break;
4041 case HDLC_PREAMBLE_PATTERN_ONES: val = 0xff; break;
4042 case HDLC_PREAMBLE_PATTERN_ZEROS: val = 0x00; break;
4043 case HDLC_PREAMBLE_PATTERN_10: val = 0x55; break;
4044 case HDLC_PREAMBLE_PATTERN_01: val = 0xaa; break;
4045 default: val = 0x7e; break;
4046 }
4047 wr_reg8(info, TPR, (unsigned char)val);
4048
4049 /* RCR (rx control)
4050 *
4051 * 15..13 mode, 000=HDLC 001=raw sync
4052 * 12..10 encoding
4053 * 09 CRC enable
4054 * 08 CRC32
4055 * 07..03 reserved, must be 0
4056 * 02 reset
4057 * 01 enable
4058 * 00 auto-DCD enable
4059 */
4060 val = 0;
4061
4062 if (info->params.mode == MGSL_MODE_RAW)
4063 val |= BIT13;
4064
4065 switch(info->params.encoding)
4066 {
4067 case HDLC_ENCODING_NRZB: val |= BIT10; break;
4068 case HDLC_ENCODING_NRZI_MARK: val |= BIT11; break;
4069 case HDLC_ENCODING_NRZI: val |= BIT11 + BIT10; break;
4070 case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break;
4071 case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break;
4072 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break;
4073 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break;
4074 }
4075
4076 switch (info->params.crc_type)
4077 {
4078 case HDLC_CRC_16_CCITT: val |= BIT9; break;
4079 case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break;
4080 }
4081
4082 if (info->params.flags & HDLC_FLAG_AUTO_DCD)
4083 val |= BIT0;
4084
4085 wr_reg16(info, RCR, val);
4086
4087 /* CCR (clock control)
4088 *
4089 * 07..05 tx clock source
4090 * 04..02 rx clock source
4091 * 01 auxclk enable
4092 * 00 BRG enable
4093 */
4094 val = 0;
4095
4096 if (info->params.flags & HDLC_FLAG_TXC_BRG)
4097 {
4098 // when RxC source is DPLL, BRG generates 16X DPLL
4099 // reference clock, so take TxC from BRG/16 to get
4100 // transmit clock at actual data rate
4101 if (info->params.flags & HDLC_FLAG_RXC_DPLL)
4102 val |= BIT6 + BIT5; /* 011, txclk = BRG/16 */
4103 else
4104 val |= BIT6; /* 010, txclk = BRG */
4105 }
4106 else if (info->params.flags & HDLC_FLAG_TXC_DPLL)
4107 val |= BIT7; /* 100, txclk = DPLL Input */
4108 else if (info->params.flags & HDLC_FLAG_TXC_RXCPIN)
4109 val |= BIT5; /* 001, txclk = RXC Input */
4110
4111 if (info->params.flags & HDLC_FLAG_RXC_BRG)
4112 val |= BIT3; /* 010, rxclk = BRG */
4113 else if (info->params.flags & HDLC_FLAG_RXC_DPLL)
4114 val |= BIT4; /* 100, rxclk = DPLL */
4115 else if (info->params.flags & HDLC_FLAG_RXC_TXCPIN)
4116 val |= BIT2; /* 001, rxclk = TXC Input */
4117
4118 if (info->params.clock_speed)
4119 val |= BIT1 + BIT0;
4120
4121 wr_reg8(info, CCR, (unsigned char)val);
4122
4123 if (info->params.flags & (HDLC_FLAG_TXC_DPLL + HDLC_FLAG_RXC_DPLL))
4124 {
4125 // program DPLL mode
4126 switch(info->params.encoding)
4127 {
4128 case HDLC_ENCODING_BIPHASE_MARK:
4129 case HDLC_ENCODING_BIPHASE_SPACE:
4130 val = BIT7; break;
4131 case HDLC_ENCODING_BIPHASE_LEVEL:
4132 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL:
4133 val = BIT7 + BIT6; break;
4134 default: val = BIT6; // NRZ encodings
4135 }
4136 wr_reg16(info, RCR, (unsigned short)(rd_reg16(info, RCR) | val));
4137
4138 // DPLL requires a 16X reference clock from BRG
4139 set_rate(info, info->params.clock_speed * 16);
4140 }
4141 else
4142 set_rate(info, info->params.clock_speed);
4143
4144 tx_set_idle(info);
4145
4146 msc_set_vcr(info);
4147
4148 /* SCR (serial control)
4149 *
4150 * 15 1=tx req on FIFO half empty
4151 * 14 1=rx req on FIFO half full
4152 * 13 tx data IRQ enable
4153 * 12 tx idle IRQ enable
4154 * 11 underrun IRQ enable
4155 * 10 rx data IRQ enable
4156 * 09 rx idle IRQ enable
4157 * 08 overrun IRQ enable
4158 * 07 DSR IRQ enable
4159 * 06 CTS IRQ enable
4160 * 05 DCD IRQ enable
4161 * 04 RI IRQ enable
4162 * 03 reserved, must be zero
4163 * 02 1=txd->rxd internal loopback enable
4164 * 01 reserved, must be zero
4165 * 00 1=master IRQ enable
4166 */
4167 wr_reg16(info, SCR, BIT15 + BIT14 + BIT0);
4168
4169 if (info->params.loopback)
4170 enable_loopback(info);
4171 }
4172
4173 /*
4174 * set transmit idle mode
4175 */
4176 static void tx_set_idle(struct slgt_info *info)
4177 {
4178 unsigned char val = 0xff;
4179
4180 switch(info->idle_mode)
4181 {
4182 case HDLC_TXIDLE_FLAGS: val = 0x7e; break;
4183 case HDLC_TXIDLE_ALT_ZEROS_ONES: val = 0xaa; break;
4184 case HDLC_TXIDLE_ZEROS: val = 0x00; break;
4185 case HDLC_TXIDLE_ONES: val = 0xff; break;
4186 case HDLC_TXIDLE_ALT_MARK_SPACE: val = 0xaa; break;
4187 case HDLC_TXIDLE_SPACE: val = 0x00; break;
4188 case HDLC_TXIDLE_MARK: val = 0xff; break;
4189 }
4190
4191 wr_reg8(info, TIR, val);
4192 }
4193
4194 /*
4195 * get state of V24 status (input) signals
4196 */
4197 static void get_signals(struct slgt_info *info)
4198 {
4199 unsigned short status = rd_reg16(info, SSR);
4200
4201 /* clear all serial signals except DTR and RTS */
4202 info->signals &= SerialSignal_DTR + SerialSignal_RTS;
4203
4204 if (status & BIT3)
4205 info->signals |= SerialSignal_DSR;
4206 if (status & BIT2)
4207 info->signals |= SerialSignal_CTS;
4208 if (status & BIT1)
4209 info->signals |= SerialSignal_DCD;
4210 if (status & BIT0)
4211 info->signals |= SerialSignal_RI;
4212 }
4213
4214 /*
4215 * set V.24 Control Register based on current configuration
4216 */
4217 static void msc_set_vcr(struct slgt_info *info)
4218 {
4219 unsigned char val = 0;
4220
4221 /* VCR (V.24 control)
4222 *
4223 * 07..04 serial IF select
4224 * 03 DTR
4225 * 02 RTS
4226 * 01 LL
4227 * 00 RL
4228 */
4229
4230 switch(info->if_mode & MGSL_INTERFACE_MASK)
4231 {
4232 case MGSL_INTERFACE_RS232:
4233 val |= BIT5; /* 0010 */
4234 break;
4235 case MGSL_INTERFACE_V35:
4236 val |= BIT7 + BIT6 + BIT5; /* 1110 */
4237 break;
4238 case MGSL_INTERFACE_RS422:
4239 val |= BIT6; /* 0100 */
4240 break;
4241 }
4242
4243 if (info->signals & SerialSignal_DTR)
4244 val |= BIT3;
4245 if (info->signals & SerialSignal_RTS)
4246 val |= BIT2;
4247 if (info->if_mode & MGSL_INTERFACE_LL)
4248 val |= BIT1;
4249 if (info->if_mode & MGSL_INTERFACE_RL)
4250 val |= BIT0;
4251 wr_reg8(info, VCR, val);
4252 }
4253
4254 /*
4255 * set state of V24 control (output) signals
4256 */
4257 static void set_signals(struct slgt_info *info)
4258 {
4259 unsigned char val = rd_reg8(info, VCR);
4260 if (info->signals & SerialSignal_DTR)
4261 val |= BIT3;
4262 else
4263 val &= ~BIT3;
4264 if (info->signals & SerialSignal_RTS)
4265 val |= BIT2;
4266 else
4267 val &= ~BIT2;
4268 wr_reg8(info, VCR, val);
4269 }
4270
4271 /*
4272 * free range of receive DMA buffers (i to last)
4273 */
4274 static void free_rbufs(struct slgt_info *info, unsigned int i, unsigned int last)
4275 {
4276 int done = 0;
4277
4278 while(!done) {
4279 /* reset current buffer for reuse */
4280 info->rbufs[i].status = 0;
4281 if (info->params.mode == MGSL_MODE_RAW)
4282 set_desc_count(info->rbufs[i], info->raw_rx_size);
4283 else
4284 set_desc_count(info->rbufs[i], DMABUFSIZE);
4285
4286 if (i == last)
4287 done = 1;
4288 if (++i == info->rbuf_count)
4289 i = 0;
4290 }
4291 info->rbuf_current = i;
4292 }
4293
4294 /*
4295 * mark all receive DMA buffers as free
4296 */
4297 static void reset_rbufs(struct slgt_info *info)
4298 {
4299 free_rbufs(info, 0, info->rbuf_count - 1);
4300 }
4301
4302 /*
4303 * pass receive HDLC frame to upper layer
4304 *
4305 * return 1 if frame available, otherwise 0
4306 */
4307 static int rx_get_frame(struct slgt_info *info)
4308 {
4309 unsigned int start, end;
4310 unsigned short status;
4311 unsigned int framesize = 0;
4312 int rc = 0;
4313 unsigned long flags;
4314 struct tty_struct *tty = info->tty;
4315 unsigned char addr_field = 0xff;
4316
4317 check_again:
4318
4319 framesize = 0;
4320 addr_field = 0xff;
4321 start = end = info->rbuf_current;
4322
4323 for (;;) {
4324 if (!desc_complete(info->rbufs[end]))
4325 goto cleanup;
4326
4327 if (framesize == 0 && info->params.addr_filter != 0xff)
4328 addr_field = info->rbufs[end].buf[0];
4329
4330 framesize += desc_count(info->rbufs[end]);
4331
4332 if (desc_eof(info->rbufs[end]))
4333 break;
4334
4335 if (++end == info->rbuf_count)
4336 end = 0;
4337
4338 if (end == info->rbuf_current) {
4339 if (info->rx_enabled){
4340 spin_lock_irqsave(&info->lock,flags);
4341 rx_start(info);
4342 spin_unlock_irqrestore(&info->lock,flags);
4343 }
4344 goto cleanup;
4345 }
4346 }
4347
4348 /* status
4349 *
4350 * 15 buffer complete
4351 * 14..06 reserved
4352 * 05..04 residue
4353 * 02 eof (end of frame)
4354 * 01 CRC error
4355 * 00 abort
4356 */
4357 status = desc_status(info->rbufs[end]);
4358
4359 /* ignore CRC bit if not using CRC (bit is undefined) */
4360 if (info->params.crc_type == HDLC_CRC_NONE)
4361 status &= ~BIT1;
4362
4363 if (framesize == 0 ||
4364 (addr_field != 0xff && addr_field != info->params.addr_filter)) {
4365 free_rbufs(info, start, end);
4366 goto check_again;
4367 }
4368
4369 if (framesize < 2 || status & (BIT1+BIT0)) {
4370 if (framesize < 2 || (status & BIT0))
4371 info->icount.rxshort++;
4372 else
4373 info->icount.rxcrc++;
4374 framesize = 0;
4375
4376 #ifdef CONFIG_HDLC
4377 {
4378 struct net_device_stats *stats = hdlc_stats(info->netdev);
4379 stats->rx_errors++;
4380 stats->rx_frame_errors++;
4381 }
4382 #endif
4383 } else {
4384 /* adjust frame size for CRC, if any */
4385 if (info->params.crc_type == HDLC_CRC_16_CCITT)
4386 framesize -= 2;
4387 else if (info->params.crc_type == HDLC_CRC_32_CCITT)
4388 framesize -= 4;
4389 }
4390
4391 DBGBH(("%s rx frame status=%04X size=%d\n",
4392 info->device_name, status, framesize));
4393 DBGDATA(info, info->rbufs[start].buf, min_t(int, framesize, DMABUFSIZE), "rx");
4394
4395 if (framesize) {
4396 if (framesize > info->max_frame_size)
4397 info->icount.rxlong++;
4398 else {
4399 /* copy dma buffer(s) to contiguous temp buffer */
4400 int copy_count = framesize;
4401 int i = start;
4402 unsigned char *p = info->tmp_rbuf;
4403 info->tmp_rbuf_count = framesize;
4404
4405 info->icount.rxok++;
4406
4407 while(copy_count) {
4408 int partial_count = min(copy_count, DMABUFSIZE);
4409 memcpy(p, info->rbufs[i].buf, partial_count);
4410 p += partial_count;
4411 copy_count -= partial_count;
4412 if (++i == info->rbuf_count)
4413 i = 0;
4414 }
4415
4416 #ifdef CONFIG_HDLC
4417 if (info->netcount)
4418 hdlcdev_rx(info,info->tmp_rbuf, framesize);
4419 else
4420 #endif
4421 ldisc_receive_buf(tty, info->tmp_rbuf, info->flag_buf, framesize);
4422 }
4423 }
4424 free_rbufs(info, start, end);
4425 rc = 1;
4426
4427 cleanup:
4428 return rc;
4429 }
4430
4431 /*
4432 * pass receive buffer (RAW synchronous mode) to tty layer
4433 * return 1 if buffer available, otherwise 0
4434 */
4435 static int rx_get_buf(struct slgt_info *info)
4436 {
4437 unsigned int i = info->rbuf_current;
4438
4439 if (!desc_complete(info->rbufs[i]))
4440 return 0;
4441 DBGDATA(info, info->rbufs[i].buf, desc_count(info->rbufs[i]), "rx");
4442 DBGINFO(("rx_get_buf size=%d\n", desc_count(info->rbufs[i])));
4443 ldisc_receive_buf(info->tty, info->rbufs[i].buf,
4444 info->flag_buf, desc_count(info->rbufs[i]));
4445 free_rbufs(info, i, i);
4446 return 1;
4447 }
4448
4449 static void reset_tbufs(struct slgt_info *info)
4450 {
4451 unsigned int i;
4452 info->tbuf_current = 0;
4453 for (i=0 ; i < info->tbuf_count ; i++) {
4454 info->tbufs[i].status = 0;
4455 info->tbufs[i].count = 0;
4456 }
4457 }
4458
4459 /*
4460 * return number of free transmit DMA buffers
4461 */
4462 static unsigned int free_tbuf_count(struct slgt_info *info)
4463 {
4464 unsigned int count = 0;
4465 unsigned int i = info->tbuf_current;
4466
4467 do
4468 {
4469 if (desc_count(info->tbufs[i]))
4470 break; /* buffer in use */
4471 ++count;
4472 if (++i == info->tbuf_count)
4473 i=0;
4474 } while (i != info->tbuf_current);
4475
4476 /* last buffer with zero count may be in use, assume it is */
4477 if (count)
4478 --count;
4479
4480 return count;
4481 }
4482
4483 /*
4484 * load transmit DMA buffer(s) with data
4485 */
4486 static void tx_load(struct slgt_info *info, const char *buf, unsigned int size)
4487 {
4488 unsigned short count;
4489 unsigned int i;
4490 struct slgt_desc *d;
4491
4492 if (size == 0)
4493 return;
4494
4495 DBGDATA(info, buf, size, "tx");
4496
4497 info->tbuf_start = i = info->tbuf_current;
4498
4499 while (size) {
4500 d = &info->tbufs[i];
4501 if (++i == info->tbuf_count)
4502 i = 0;
4503
4504 count = (unsigned short)((size > DMABUFSIZE) ? DMABUFSIZE : size);
4505 memcpy(d->buf, buf, count);
4506
4507 size -= count;
4508 buf += count;
4509
4510 if (!size && info->params.mode != MGSL_MODE_RAW)
4511 set_desc_eof(*d, 1); /* HDLC: set EOF of last desc */
4512 else
4513 set_desc_eof(*d, 0);
4514
4515 set_desc_count(*d, count);
4516 }
4517
4518 info->tbuf_current = i;
4519 }
4520
4521 static int register_test(struct slgt_info *info)
4522 {
4523 static unsigned short patterns[] =
4524 {0x0000, 0xffff, 0xaaaa, 0x5555, 0x6969, 0x9696};
4525 static unsigned int count = sizeof(patterns)/sizeof(patterns[0]);
4526 unsigned int i;
4527 int rc = 0;
4528
4529 for (i=0 ; i < count ; i++) {
4530 wr_reg16(info, TIR, patterns[i]);
4531 wr_reg16(info, BDR, patterns[(i+1)%count]);
4532 if ((rd_reg16(info, TIR) != patterns[i]) ||
4533 (rd_reg16(info, BDR) != patterns[(i+1)%count])) {
4534 rc = -ENODEV;
4535 break;
4536 }
4537 }
4538 info->gpio_present = (rd_reg32(info, JCR) & BIT5) ? 1 : 0;
4539 info->init_error = rc ? 0 : DiagStatus_AddressFailure;
4540 return rc;
4541 }
4542
4543 static int irq_test(struct slgt_info *info)
4544 {
4545 unsigned long timeout;
4546 unsigned long flags;
4547 struct tty_struct *oldtty = info->tty;
4548 u32 speed = info->params.data_rate;
4549
4550 info->params.data_rate = 921600;
4551 info->tty = NULL;
4552
4553 spin_lock_irqsave(&info->lock, flags);
4554 async_mode(info);
4555 slgt_irq_on(info, IRQ_TXIDLE);
4556
4557 /* enable transmitter */
4558 wr_reg16(info, TCR,
4559 (unsigned short)(rd_reg16(info, TCR) | BIT1));
4560
4561 /* write one byte and wait for tx idle */
4562 wr_reg16(info, TDR, 0);
4563
4564 /* assume failure */
4565 info->init_error = DiagStatus_IrqFailure;
4566 info->irq_occurred = FALSE;
4567
4568 spin_unlock_irqrestore(&info->lock, flags);
4569
4570 timeout=100;
4571 while(timeout-- && !info->irq_occurred)
4572 msleep_interruptible(10);
4573
4574 spin_lock_irqsave(&info->lock,flags);
4575 reset_port(info);
4576 spin_unlock_irqrestore(&info->lock,flags);
4577
4578 info->params.data_rate = speed;
4579 info->tty = oldtty;
4580
4581 info->init_error = info->irq_occurred ? 0 : DiagStatus_IrqFailure;
4582 return info->irq_occurred ? 0 : -ENODEV;
4583 }
4584
4585 static int loopback_test_rx(struct slgt_info *info)
4586 {
4587 unsigned char *src, *dest;
4588 int count;
4589
4590 if (desc_complete(info->rbufs[0])) {
4591 count = desc_count(info->rbufs[0]);
4592 src = info->rbufs[0].buf;
4593 dest = info->tmp_rbuf;
4594
4595 for( ; count ; count-=2, src+=2) {
4596 /* src=data byte (src+1)=status byte */
4597 if (!(*(src+1) & (BIT9 + BIT8))) {
4598 *dest = *src;
4599 dest++;
4600 info->tmp_rbuf_count++;
4601 }
4602 }
4603 DBGDATA(info, info->tmp_rbuf, info->tmp_rbuf_count, "rx");
4604 return 1;
4605 }
4606 return 0;
4607 }
4608
4609 static int loopback_test(struct slgt_info *info)
4610 {
4611 #define TESTFRAMESIZE 20
4612
4613 unsigned long timeout;
4614 u16 count = TESTFRAMESIZE;
4615 unsigned char buf[TESTFRAMESIZE];
4616 int rc = -ENODEV;
4617 unsigned long flags;
4618
4619 struct tty_struct *oldtty = info->tty;
4620 MGSL_PARAMS params;
4621
4622 memcpy(&params, &info->params, sizeof(params));
4623
4624 info->params.mode = MGSL_MODE_ASYNC;
4625 info->params.data_rate = 921600;
4626 info->params.loopback = 1;
4627 info->tty = NULL;
4628
4629 /* build and send transmit frame */
4630 for (count = 0; count < TESTFRAMESIZE; ++count)
4631 buf[count] = (unsigned char)count;
4632
4633 info->tmp_rbuf_count = 0;
4634 memset(info->tmp_rbuf, 0, TESTFRAMESIZE);
4635
4636 /* program hardware for HDLC and enabled receiver */
4637 spin_lock_irqsave(&info->lock,flags);
4638 async_mode(info);
4639 rx_start(info);
4640 info->tx_count = count;
4641 tx_load(info, buf, count);
4642 tx_start(info);
4643 spin_unlock_irqrestore(&info->lock, flags);
4644
4645 /* wait for receive complete */
4646 for (timeout = 100; timeout; --timeout) {
4647 msleep_interruptible(10);
4648 if (loopback_test_rx(info)) {
4649 rc = 0;
4650 break;
4651 }
4652 }
4653
4654 /* verify received frame length and contents */
4655 if (!rc && (info->tmp_rbuf_count != count ||
4656 memcmp(buf, info->tmp_rbuf, count))) {
4657 rc = -ENODEV;
4658 }
4659
4660 spin_lock_irqsave(&info->lock,flags);
4661 reset_adapter(info);
4662 spin_unlock_irqrestore(&info->lock,flags);
4663
4664 memcpy(&info->params, &params, sizeof(info->params));
4665 info->tty = oldtty;
4666
4667 info->init_error = rc ? DiagStatus_DmaFailure : 0;
4668 return rc;
4669 }
4670
4671 static int adapter_test(struct slgt_info *info)
4672 {
4673 DBGINFO(("testing %s\n", info->device_name));
4674 if ((info->init_error = register_test(info)) < 0) {
4675 printk("register test failure %s addr=%08X\n",
4676 info->device_name, info->phys_reg_addr);
4677 } else if ((info->init_error = irq_test(info)) < 0) {
4678 printk("IRQ test failure %s IRQ=%d\n",
4679 info->device_name, info->irq_level);
4680 } else if ((info->init_error = loopback_test(info)) < 0) {
4681 printk("loopback test failure %s\n", info->device_name);
4682 }
4683 return info->init_error;
4684 }
4685
4686 /*
4687 * transmit timeout handler
4688 */
4689 static void tx_timeout(unsigned long context)
4690 {
4691 struct slgt_info *info = (struct slgt_info*)context;
4692 unsigned long flags;
4693
4694 DBGINFO(("%s tx_timeout\n", info->device_name));
4695 if(info->tx_active && info->params.mode == MGSL_MODE_HDLC) {
4696 info->icount.txtimeout++;
4697 }
4698 spin_lock_irqsave(&info->lock,flags);
4699 info->tx_active = 0;
4700 info->tx_count = 0;
4701 spin_unlock_irqrestore(&info->lock,flags);
4702
4703 #ifdef CONFIG_HDLC
4704 if (info->netcount)
4705 hdlcdev_tx_done(info);
4706 else
4707 #endif
4708 bh_transmit(info);
4709 }
4710
4711 /*
4712 * receive buffer polling timer
4713 */
4714 static void rx_timeout(unsigned long context)
4715 {
4716 struct slgt_info *info = (struct slgt_info*)context;
4717 unsigned long flags;
4718
4719 DBGINFO(("%s rx_timeout\n", info->device_name));
4720 spin_lock_irqsave(&info->lock, flags);
4721 info->pending_bh |= BH_RECEIVE;
4722 spin_unlock_irqrestore(&info->lock, flags);
4723 bh_handler(info);
4724 }
4725
Verdex Pro support