?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[ARM] pxa: update defconfig for Verdex Pro
[linux-2.6/verdex.git] / drivers / net / wan / lmc / lmc_main.c
blob7ea71b33d2e9b40227511822c27d74d897495646
1 /*
2 * Copyright (c) 1997-2000 LAN Media Corporation (LMC)
3 * All rights reserved. www.lanmedia.com
4 * Generic HDLC port Copyright (C) 2008 Krzysztof Halasa <khc@pm.waw.pl>
5 *
6 * This code is written by:
7 * Andrew Stanley-Jones (asj@cban.com)
8 * Rob Braun (bbraun@vix.com),
9 * Michael Graff (explorer@vix.com) and
10 * Matt Thomas (matt@3am-software.com).
11 *
12 * With Help By:
13 * David Boggs
14 * Ron Crane
15 * Alan Cox
16 *
17 * This software may be used and distributed according to the terms
18 * of the GNU General Public License version 2, incorporated herein by reference.
19 *
20 * Driver for the LanMedia LMC5200, LMC5245, LMC1000, LMC1200 cards.
21 *
22 * To control link specific options lmcctl is required.
23 * It can be obtained from ftp.lanmedia.com.
24 *
25 * Linux driver notes:
26 * Linux uses the device struct lmc_private to pass private information
27 * arround.
28 *
29 * The initialization portion of this driver (the lmc_reset() and the
30 * lmc_dec_reset() functions, as well as the led controls and the
31 * lmc_initcsrs() functions.
32 *
33 * The watchdog function runs every second and checks to see if
34 * we still have link, and that the timing source is what we expected
35 * it to be. If link is lost, the interface is marked down, and
36 * we no longer can transmit.
37 *
38 */
39
40 #include <linux/kernel.h>
41 #include <linux/module.h>
42 #include <linux/string.h>
43 #include <linux/timer.h>
44 #include <linux/ptrace.h>
45 #include <linux/errno.h>
46 #include <linux/ioport.h>
47 #include <linux/slab.h>
48 #include <linux/interrupt.h>
49 #include <linux/pci.h>
50 #include <linux/delay.h>
51 #include <linux/hdlc.h>
52 #include <linux/init.h>
53 #include <linux/in.h>
54 #include <linux/if_arp.h>
55 #include <linux/netdevice.h>
56 #include <linux/etherdevice.h>
57 #include <linux/skbuff.h>
58 #include <linux/inet.h>
59 #include <linux/bitops.h>
60 #include <asm/processor.h> /* Processor type for cache alignment. */
61 #include <asm/io.h>
62 #include <asm/dma.h>
63 #include <asm/uaccess.h>
64 //#include <asm/spinlock.h>
65
66 #define DRIVER_MAJOR_VERSION 1
67 #define DRIVER_MINOR_VERSION 34
68 #define DRIVER_SUB_VERSION 0
69
70 #define DRIVER_VERSION ((DRIVER_MAJOR_VERSION << 8) + DRIVER_MINOR_VERSION)
71
72 #include "lmc.h"
73 #include "lmc_var.h"
74 #include "lmc_ioctl.h"
75 #include "lmc_debug.h"
76 #include "lmc_proto.h"
77
78 static int LMC_PKT_BUF_SZ = 1542;
79
80 static struct pci_device_id lmc_pci_tbl[] = {
81 { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
82 PCI_VENDOR_ID_LMC, PCI_ANY_ID },
83 { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
84 PCI_ANY_ID, PCI_VENDOR_ID_LMC },
85 { 0 }
86 };
87
88 MODULE_DEVICE_TABLE(pci, lmc_pci_tbl);
89 MODULE_LICENSE("GPL v2");
90
91
92 static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
93 struct net_device *dev);
94 static int lmc_rx (struct net_device *dev);
95 static int lmc_open(struct net_device *dev);
96 static int lmc_close(struct net_device *dev);
97 static struct net_device_stats *lmc_get_stats(struct net_device *dev);
98 static irqreturn_t lmc_interrupt(int irq, void *dev_instance);
99 static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, size_t csr_size);
100 static void lmc_softreset(lmc_softc_t * const);
101 static void lmc_running_reset(struct net_device *dev);
102 static int lmc_ifdown(struct net_device * const);
103 static void lmc_watchdog(unsigned long data);
104 static void lmc_reset(lmc_softc_t * const sc);
105 static void lmc_dec_reset(lmc_softc_t * const sc);
106 static void lmc_driver_timeout(struct net_device *dev);
107
108 /*
109 * linux reserves 16 device specific IOCTLs. We call them
110 * LMCIOC* to control various bits of our world.
111 */
112 int lmc_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) /*fold00*/
113 {
114 lmc_softc_t *sc = dev_to_sc(dev);
115 lmc_ctl_t ctl;
116 int ret = -EOPNOTSUPP;
117 u16 regVal;
118 unsigned long flags;
119
120 lmc_trace(dev, "lmc_ioctl in");
121
122 /*
123 * Most functions mess with the structure
124 * Disable interrupts while we do the polling
125 */
126
127 switch (cmd) {
128 /*
129 * Return current driver state. Since we keep this up
130 * To date internally, just copy this out to the user.
131 */
132 case LMCIOCGINFO: /*fold01*/
133 if (copy_to_user(ifr->ifr_data, &sc->ictl, sizeof(lmc_ctl_t)))
134 ret = -EFAULT;
135 else
136 ret = 0;
137 break;
138
139 case LMCIOCSINFO: /*fold01*/
140 if (!capable(CAP_NET_ADMIN)) {
141 ret = -EPERM;
142 break;
143 }
144
145 if(dev->flags & IFF_UP){
146 ret = -EBUSY;
147 break;
148 }
149
150 if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
151 ret = -EFAULT;
152 break;
153 }
154
155 spin_lock_irqsave(&sc->lmc_lock, flags);
156 sc->lmc_media->set_status (sc, &ctl);
157
158 if(ctl.crc_length != sc->ictl.crc_length) {
159 sc->lmc_media->set_crc_length(sc, ctl.crc_length);
160 if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16)
161 sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
162 else
163 sc->TxDescriptControlInit &= ~LMC_TDES_ADD_CRC_DISABLE;
164 }
165 spin_unlock_irqrestore(&sc->lmc_lock, flags);
166
167 ret = 0;
168 break;
169
170 case LMCIOCIFTYPE: /*fold01*/
171 {
172 u16 old_type = sc->if_type;
173 u16 new_type;
174
175 if (!capable(CAP_NET_ADMIN)) {
176 ret = -EPERM;
177 break;
178 }
179
180 if (copy_from_user(&new_type, ifr->ifr_data, sizeof(u16))) {
181 ret = -EFAULT;
182 break;
183 }
184
185
186 if (new_type == old_type)
187 {
188 ret = 0 ;
189 break; /* no change */
190 }
191
192 spin_lock_irqsave(&sc->lmc_lock, flags);
193 lmc_proto_close(sc);
194
195 sc->if_type = new_type;
196 lmc_proto_attach(sc);
197 ret = lmc_proto_open(sc);
198 spin_unlock_irqrestore(&sc->lmc_lock, flags);
199 break;
200 }
201
202 case LMCIOCGETXINFO: /*fold01*/
203 spin_lock_irqsave(&sc->lmc_lock, flags);
204 sc->lmc_xinfo.Magic0 = 0xBEEFCAFE;
205
206 sc->lmc_xinfo.PciCardType = sc->lmc_cardtype;
207 sc->lmc_xinfo.PciSlotNumber = 0;
208 sc->lmc_xinfo.DriverMajorVersion = DRIVER_MAJOR_VERSION;
209 sc->lmc_xinfo.DriverMinorVersion = DRIVER_MINOR_VERSION;
210 sc->lmc_xinfo.DriverSubVersion = DRIVER_SUB_VERSION;
211 sc->lmc_xinfo.XilinxRevisionNumber =
212 lmc_mii_readreg (sc, 0, 3) & 0xf;
213 sc->lmc_xinfo.MaxFrameSize = LMC_PKT_BUF_SZ;
214 sc->lmc_xinfo.link_status = sc->lmc_media->get_link_status (sc);
215 sc->lmc_xinfo.mii_reg16 = lmc_mii_readreg (sc, 0, 16);
216 spin_unlock_irqrestore(&sc->lmc_lock, flags);
217
218 sc->lmc_xinfo.Magic1 = 0xDEADBEEF;
219
220 if (copy_to_user(ifr->ifr_data, &sc->lmc_xinfo,
221 sizeof(struct lmc_xinfo)))
222 ret = -EFAULT;
223 else
224 ret = 0;
225
226 break;
227
228 case LMCIOCGETLMCSTATS:
229 spin_lock_irqsave(&sc->lmc_lock, flags);
230 if (sc->lmc_cardtype == LMC_CARDTYPE_T1) {
231 lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_LSB);
232 sc->extra_stats.framingBitErrorCount +=
233 lmc_mii_readreg(sc, 0, 18) & 0xff;
234 lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_MSB);
235 sc->extra_stats.framingBitErrorCount +=
236 (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
237 lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_LSB);
238 sc->extra_stats.lineCodeViolationCount +=
239 lmc_mii_readreg(sc, 0, 18) & 0xff;
240 lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_MSB);
241 sc->extra_stats.lineCodeViolationCount +=
242 (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
243 lmc_mii_writereg(sc, 0, 17, T1FRAMER_AERR);
244 regVal = lmc_mii_readreg(sc, 0, 18) & 0xff;
245
246 sc->extra_stats.lossOfFrameCount +=
247 (regVal & T1FRAMER_LOF_MASK) >> 4;
248 sc->extra_stats.changeOfFrameAlignmentCount +=
249 (regVal & T1FRAMER_COFA_MASK) >> 2;
250 sc->extra_stats.severelyErroredFrameCount +=
251 regVal & T1FRAMER_SEF_MASK;
252 }
253 spin_unlock_irqrestore(&sc->lmc_lock, flags);
254 if (copy_to_user(ifr->ifr_data, &sc->lmc_device->stats,
255 sizeof(sc->lmc_device->stats)) ||
256 copy_to_user(ifr->ifr_data + sizeof(sc->lmc_device->stats),
257 &sc->extra_stats, sizeof(sc->extra_stats)))
258 ret = -EFAULT;
259 else
260 ret = 0;
261 break;
262
263 case LMCIOCCLEARLMCSTATS:
264 if (!capable(CAP_NET_ADMIN)) {
265 ret = -EPERM;
266 break;
267 }
268
269 spin_lock_irqsave(&sc->lmc_lock, flags);
270 memset(&sc->lmc_device->stats, 0, sizeof(sc->lmc_device->stats));
271 memset(&sc->extra_stats, 0, sizeof(sc->extra_stats));
272 sc->extra_stats.check = STATCHECK;
273 sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
274 sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
275 sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
276 spin_unlock_irqrestore(&sc->lmc_lock, flags);
277 ret = 0;
278 break;
279
280 case LMCIOCSETCIRCUIT: /*fold01*/
281 if (!capable(CAP_NET_ADMIN)){
282 ret = -EPERM;
283 break;
284 }
285
286 if(dev->flags & IFF_UP){
287 ret = -EBUSY;
288 break;
289 }
290
291 if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
292 ret = -EFAULT;
293 break;
294 }
295 spin_lock_irqsave(&sc->lmc_lock, flags);
296 sc->lmc_media->set_circuit_type(sc, ctl.circuit_type);
297 sc->ictl.circuit_type = ctl.circuit_type;
298 spin_unlock_irqrestore(&sc->lmc_lock, flags);
299 ret = 0;
300
301 break;
302
303 case LMCIOCRESET: /*fold01*/
304 if (!capable(CAP_NET_ADMIN)){
305 ret = -EPERM;
306 break;
307 }
308
309 spin_lock_irqsave(&sc->lmc_lock, flags);
310 /* Reset driver and bring back to current state */
311 printk (" REG16 before reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
312 lmc_running_reset (dev);
313 printk (" REG16 after reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
314
315 LMC_EVENT_LOG(LMC_EVENT_FORCEDRESET, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
316 spin_unlock_irqrestore(&sc->lmc_lock, flags);
317
318 ret = 0;
319 break;
320
321 #ifdef DEBUG
322 case LMCIOCDUMPEVENTLOG:
323 if (copy_to_user(ifr->ifr_data, &lmcEventLogIndex, sizeof(u32))) {
324 ret = -EFAULT;
325 break;
326 }
327 if (copy_to_user(ifr->ifr_data + sizeof(u32), lmcEventLogBuf,
328 sizeof(lmcEventLogBuf)))
329 ret = -EFAULT;
330 else
331 ret = 0;
332
333 break;
334 #endif /* end ifdef _DBG_EVENTLOG */
335 case LMCIOCT1CONTROL: /*fold01*/
336 if (sc->lmc_cardtype != LMC_CARDTYPE_T1){
337 ret = -EOPNOTSUPP;
338 break;
339 }
340 break;
341 case LMCIOCXILINX: /*fold01*/
342 {
343 struct lmc_xilinx_control xc; /*fold02*/
344
345 if (!capable(CAP_NET_ADMIN)){
346 ret = -EPERM;
347 break;
348 }
349
350 /*
351 * Stop the xwitter whlie we restart the hardware
352 */
353 netif_stop_queue(dev);
354
355 if (copy_from_user(&xc, ifr->ifr_data, sizeof(struct lmc_xilinx_control))) {
356 ret = -EFAULT;
357 break;
358 }
359 switch(xc.command){
360 case lmc_xilinx_reset: /*fold02*/
361 {
362 u16 mii;
363 spin_lock_irqsave(&sc->lmc_lock, flags);
364 mii = lmc_mii_readreg (sc, 0, 16);
365
366 /*
367 * Make all of them 0 and make input
368 */
369 lmc_gpio_mkinput(sc, 0xff);
370
371 /*
372 * make the reset output
373 */
374 lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
375
376 /*
377 * RESET low to force configuration. This also forces
378 * the transmitter clock to be internal, but we expect to reset
379 * that later anyway.
380 */
381
382 sc->lmc_gpio &= ~LMC_GEP_RESET;
383 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
384
385
386 /*
387 * hold for more than 10 microseconds
388 */
389 udelay(50);
390
391 sc->lmc_gpio |= LMC_GEP_RESET;
392 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
393
394
395 /*
396 * stop driving Xilinx-related signals
397 */
398 lmc_gpio_mkinput(sc, 0xff);
399
400 /* Reset the frammer hardware */
401 sc->lmc_media->set_link_status (sc, 1);
402 sc->lmc_media->set_status (sc, NULL);
403 // lmc_softreset(sc);
404
405 {
406 int i;
407 for(i = 0; i < 5; i++){
408 lmc_led_on(sc, LMC_DS3_LED0);
409 mdelay(100);
410 lmc_led_off(sc, LMC_DS3_LED0);
411 lmc_led_on(sc, LMC_DS3_LED1);
412 mdelay(100);
413 lmc_led_off(sc, LMC_DS3_LED1);
414 lmc_led_on(sc, LMC_DS3_LED3);
415 mdelay(100);
416 lmc_led_off(sc, LMC_DS3_LED3);
417 lmc_led_on(sc, LMC_DS3_LED2);
418 mdelay(100);
419 lmc_led_off(sc, LMC_DS3_LED2);
420 }
421 }
422 spin_unlock_irqrestore(&sc->lmc_lock, flags);
423
424
425
426 ret = 0x0;
427
428 }
429
430 break;
431 case lmc_xilinx_load_prom: /*fold02*/
432 {
433 u16 mii;
434 int timeout = 500000;
435 spin_lock_irqsave(&sc->lmc_lock, flags);
436 mii = lmc_mii_readreg (sc, 0, 16);
437
438 /*
439 * Make all of them 0 and make input
440 */
441 lmc_gpio_mkinput(sc, 0xff);
442
443 /*
444 * make the reset output
445 */
446 lmc_gpio_mkoutput(sc, LMC_GEP_DP | LMC_GEP_RESET);
447
448 /*
449 * RESET low to force configuration. This also forces
450 * the transmitter clock to be internal, but we expect to reset
451 * that later anyway.
452 */
453
454 sc->lmc_gpio &= ~(LMC_GEP_RESET | LMC_GEP_DP);
455 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
456
457
458 /*
459 * hold for more than 10 microseconds
460 */
461 udelay(50);
462
463 sc->lmc_gpio |= LMC_GEP_DP | LMC_GEP_RESET;
464 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
465
466 /*
467 * busy wait for the chip to reset
468 */
469 while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
470 (timeout-- > 0))
471 cpu_relax();
472
473
474 /*
475 * stop driving Xilinx-related signals
476 */
477 lmc_gpio_mkinput(sc, 0xff);
478 spin_unlock_irqrestore(&sc->lmc_lock, flags);
479
480 ret = 0x0;
481
482
483 break;
484
485 }
486
487 case lmc_xilinx_load: /*fold02*/
488 {
489 char *data;
490 int pos;
491 int timeout = 500000;
492
493 if (!xc.data) {
494 ret = -EINVAL;
495 break;
496 }
497
498 data = kmalloc(xc.len, GFP_KERNEL);
499 if (!data) {
500 printk(KERN_WARNING "%s: Failed to allocate memory for copy\n", dev->name);
501 ret = -ENOMEM;
502 break;
503 }
504
505 if(copy_from_user(data, xc.data, xc.len))
506 {
507 kfree(data);
508 ret = -ENOMEM;
509 break;
510 }
511
512 printk("%s: Starting load of data Len: %d at 0x%p == 0x%p\n", dev->name, xc.len, xc.data, data);
513
514 spin_lock_irqsave(&sc->lmc_lock, flags);
515 lmc_gpio_mkinput(sc, 0xff);
516
517 /*
518 * Clear the Xilinx and start prgramming from the DEC
519 */
520
521 /*
522 * Set ouput as:
523 * Reset: 0 (active)
524 * DP: 0 (active)
525 * Mode: 1
526 *
527 */
528 sc->lmc_gpio = 0x00;
529 sc->lmc_gpio &= ~LMC_GEP_DP;
530 sc->lmc_gpio &= ~LMC_GEP_RESET;
531 sc->lmc_gpio |= LMC_GEP_MODE;
532 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
533
534 lmc_gpio_mkoutput(sc, LMC_GEP_MODE | LMC_GEP_DP | LMC_GEP_RESET);
535
536 /*
537 * Wait at least 10 us 20 to be safe
538 */
539 udelay(50);
540
541 /*
542 * Clear reset and activate programming lines
543 * Reset: Input
544 * DP: Input
545 * Clock: Output
546 * Data: Output
547 * Mode: Output
548 */
549 lmc_gpio_mkinput(sc, LMC_GEP_DP | LMC_GEP_RESET);
550
551 /*
552 * Set LOAD, DATA, Clock to 1
553 */
554 sc->lmc_gpio = 0x00;
555 sc->lmc_gpio |= LMC_GEP_MODE;
556 sc->lmc_gpio |= LMC_GEP_DATA;
557 sc->lmc_gpio |= LMC_GEP_CLK;
558 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
559
560 lmc_gpio_mkoutput(sc, LMC_GEP_DATA | LMC_GEP_CLK | LMC_GEP_MODE );
561
562 /*
563 * busy wait for the chip to reset
564 */
565 while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
566 (timeout-- > 0))
567 cpu_relax();
568
569 printk(KERN_DEBUG "%s: Waited %d for the Xilinx to clear it's memory\n", dev->name, 500000-timeout);
570
571 for(pos = 0; pos < xc.len; pos++){
572 switch(data[pos]){
573 case 0:
574 sc->lmc_gpio &= ~LMC_GEP_DATA; /* Data is 0 */
575 break;
576 case 1:
577 sc->lmc_gpio |= LMC_GEP_DATA; /* Data is 1 */
578 break;
579 default:
580 printk(KERN_WARNING "%s Bad data in xilinx programming data at %d, got %d wanted 0 or 1\n", dev->name, pos, data[pos]);
581 sc->lmc_gpio |= LMC_GEP_DATA; /* Assume it's 1 */
582 }
583 sc->lmc_gpio &= ~LMC_GEP_CLK; /* Clock to zero */
584 sc->lmc_gpio |= LMC_GEP_MODE;
585 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
586 udelay(1);
587
588 sc->lmc_gpio |= LMC_GEP_CLK; /* Put the clack back to one */
589 sc->lmc_gpio |= LMC_GEP_MODE;
590 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
591 udelay(1);
592 }
593 if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0){
594 printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (corrupted data)\n", dev->name);
595 }
596 else if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_DP) == 0){
597 printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (done)\n", dev->name);
598 }
599 else {
600 printk(KERN_DEBUG "%s: Done reprogramming Xilinx, %d bits, good luck!\n", dev->name, pos);
601 }
602
603 lmc_gpio_mkinput(sc, 0xff);
604
605 sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
606 lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
607
608 sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
609 lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
610 spin_unlock_irqrestore(&sc->lmc_lock, flags);
611
612 kfree(data);
613
614 ret = 0;
615
616 break;
617 }
618 default: /*fold02*/
619 ret = -EBADE;
620 break;
621 }
622
623 netif_wake_queue(dev);
624 sc->lmc_txfull = 0;
625
626 }
627 break;
628 default: /*fold01*/
629 /* If we don't know what to do, give the protocol a shot. */
630 ret = lmc_proto_ioctl (sc, ifr, cmd);
631 break;
632 }
633
634 lmc_trace(dev, "lmc_ioctl out");
635
636 return ret;
637 }
638
639
640 /* the watchdog process that cruises around */
641 static void lmc_watchdog (unsigned long data) /*fold00*/
642 {
643 struct net_device *dev = (struct net_device *)data;
644 lmc_softc_t *sc = dev_to_sc(dev);
645 int link_status;
646 u32 ticks;
647 unsigned long flags;
648
649 lmc_trace(dev, "lmc_watchdog in");
650
651 spin_lock_irqsave(&sc->lmc_lock, flags);
652
653 if(sc->check != 0xBEAFCAFE){
654 printk("LMC: Corrupt net_device struct, breaking out\n");
655 spin_unlock_irqrestore(&sc->lmc_lock, flags);
656 return;
657 }
658
659
660 /* Make sure the tx jabber and rx watchdog are off,
661 * and the transmit and receive processes are running.
662 */
663
664 LMC_CSR_WRITE (sc, csr_15, 0x00000011);
665 sc->lmc_cmdmode |= TULIP_CMD_TXRUN | TULIP_CMD_RXRUN;
666 LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
667
668 if (sc->lmc_ok == 0)
669 goto kick_timer;
670
671 LMC_EVENT_LOG(LMC_EVENT_WATCHDOG, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
672
673 /* --- begin time out check -----------------------------------
674 * check for a transmit interrupt timeout
675 * Has the packet xmt vs xmt serviced threshold been exceeded */
676 if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
677 sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
678 sc->tx_TimeoutInd == 0)
679 {
680
681 /* wait for the watchdog to come around again */
682 sc->tx_TimeoutInd = 1;
683 }
684 else if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
685 sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
686 sc->tx_TimeoutInd)
687 {
688
689 LMC_EVENT_LOG(LMC_EVENT_XMTINTTMO, LMC_CSR_READ (sc, csr_status), 0);
690
691 sc->tx_TimeoutDisplay = 1;
692 sc->extra_stats.tx_TimeoutCnt++;
693
694 /* DEC chip is stuck, hit it with a RESET!!!! */
695 lmc_running_reset (dev);
696
697
698 /* look at receive & transmit process state to make sure they are running */
699 LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
700
701 /* look at: DSR - 02 for Reg 16
702 * CTS - 08
703 * DCD - 10
704 * RI - 20
705 * for Reg 17
706 */
707 LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg (sc, 0, 16), lmc_mii_readreg (sc, 0, 17));
708
709 /* reset the transmit timeout detection flag */
710 sc->tx_TimeoutInd = 0;
711 sc->lastlmc_taint_tx = sc->lmc_taint_tx;
712 sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
713 } else {
714 sc->tx_TimeoutInd = 0;
715 sc->lastlmc_taint_tx = sc->lmc_taint_tx;
716 sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
717 }
718
719 /* --- end time out check ----------------------------------- */
720
721
722 link_status = sc->lmc_media->get_link_status (sc);
723
724 /*
725 * hardware level link lost, but the interface is marked as up.
726 * Mark it as down.
727 */
728 if ((link_status == 0) && (sc->last_link_status != 0)) {
729 printk(KERN_WARNING "%s: hardware/physical link down\n", dev->name);
730 sc->last_link_status = 0;
731 /* lmc_reset (sc); Why reset??? The link can go down ok */
732
733 /* Inform the world that link has been lost */
734 netif_carrier_off(dev);
735 }
736
737 /*
738 * hardware link is up, but the interface is marked as down.
739 * Bring it back up again.
740 */
741 if (link_status != 0 && sc->last_link_status == 0) {
742 printk(KERN_WARNING "%s: hardware/physical link up\n", dev->name);
743 sc->last_link_status = 1;
744 /* lmc_reset (sc); Again why reset??? */
745
746 netif_carrier_on(dev);
747 }
748
749 /* Call media specific watchdog functions */
750 sc->lmc_media->watchdog(sc);
751
752 /*
753 * Poke the transmitter to make sure it
754 * never stops, even if we run out of mem
755 */
756 LMC_CSR_WRITE(sc, csr_rxpoll, 0);
757
758 /*
759 * Check for code that failed
760 * and try and fix it as appropriate
761 */
762 if(sc->failed_ring == 1){
763 /*
764 * Failed to setup the recv/xmit rin
765 * Try again
766 */
767 sc->failed_ring = 0;
768 lmc_softreset(sc);
769 }
770 if(sc->failed_recv_alloc == 1){
771 /*
772 * We failed to alloc mem in the
773 * interrupt handler, go through the rings
774 * and rebuild them
775 */
776 sc->failed_recv_alloc = 0;
777 lmc_softreset(sc);
778 }
779
780
781 /*
782 * remember the timer value
783 */
784 kick_timer:
785
786 ticks = LMC_CSR_READ (sc, csr_gp_timer);
787 LMC_CSR_WRITE (sc, csr_gp_timer, 0xffffffffUL);
788 sc->ictl.ticks = 0x0000ffff - (ticks & 0x0000ffff);
789
790 /*
791 * restart this timer.
792 */
793 sc->timer.expires = jiffies + (HZ);
794 add_timer (&sc->timer);
795
796 spin_unlock_irqrestore(&sc->lmc_lock, flags);
797
798 lmc_trace(dev, "lmc_watchdog out");
799
800 }
801
802 static int lmc_attach(struct net_device *dev, unsigned short encoding,
803 unsigned short parity)
804 {
805 if (encoding == ENCODING_NRZ && parity == PARITY_CRC16_PR1_CCITT)
806 return 0;
807 return -EINVAL;
808 }
809
810 static const struct net_device_ops lmc_ops = {
811 .ndo_open = lmc_open,
812 .ndo_stop = lmc_close,
813 .ndo_change_mtu = hdlc_change_mtu,
814 .ndo_start_xmit = hdlc_start_xmit,
815 .ndo_do_ioctl = lmc_ioctl,
816 .ndo_tx_timeout = lmc_driver_timeout,
817 .ndo_get_stats = lmc_get_stats,
818 };
819
820 static int __devinit lmc_init_one(struct pci_dev *pdev,
821 const struct pci_device_id *ent)
822 {
823 lmc_softc_t *sc;
824 struct net_device *dev;
825 u16 subdevice;
826 u16 AdapModelNum;
827 int err;
828 static int cards_found;
829
830 /* lmc_trace(dev, "lmc_init_one in"); */
831
832 err = pci_enable_device(pdev);
833 if (err) {
834 printk(KERN_ERR "lmc: pci enable failed: %d\n", err);
835 return err;
836 }
837
838 err = pci_request_regions(pdev, "lmc");
839 if (err) {
840 printk(KERN_ERR "lmc: pci_request_region failed\n");
841 goto err_req_io;
842 }
843
844 /*
845 * Allocate our own device structure
846 */
847 sc = kzalloc(sizeof(lmc_softc_t), GFP_KERNEL);
848 if (!sc) {
849 err = -ENOMEM;
850 goto err_kzalloc;
851 }
852
853 dev = alloc_hdlcdev(sc);
854 if (!dev) {
855 printk(KERN_ERR "lmc:alloc_netdev for device failed\n");
856 goto err_hdlcdev;
857 }
858
859
860 dev->type = ARPHRD_HDLC;
861 dev_to_hdlc(dev)->xmit = lmc_start_xmit;
862 dev_to_hdlc(dev)->attach = lmc_attach;
863 dev->netdev_ops = &lmc_ops;
864 dev->watchdog_timeo = HZ; /* 1 second */
865 dev->tx_queue_len = 100;
866 sc->lmc_device = dev;
867 sc->name = dev->name;
868 sc->if_type = LMC_PPP;
869 sc->check = 0xBEAFCAFE;
870 dev->base_addr = pci_resource_start(pdev, 0);
871 dev->irq = pdev->irq;
872 pci_set_drvdata(pdev, dev);
873 SET_NETDEV_DEV(dev, &pdev->dev);
874
875 /*
876 * This will get the protocol layer ready and do any 1 time init's
877 * Must have a valid sc and dev structure
878 */
879 lmc_proto_attach(sc);
880
881 /* Init the spin lock so can call it latter */
882
883 spin_lock_init(&sc->lmc_lock);
884 pci_set_master(pdev);
885
886 printk(KERN_INFO "%s: detected at %lx, irq %d\n", dev->name,
887 dev->base_addr, dev->irq);
888
889 err = register_hdlc_device(dev);
890 if (err) {
891 printk(KERN_ERR "%s: register_netdev failed.\n", dev->name);
892 free_netdev(dev);
893 goto err_hdlcdev;
894 }
895
896 sc->lmc_cardtype = LMC_CARDTYPE_UNKNOWN;
897 sc->lmc_timing = LMC_CTL_CLOCK_SOURCE_EXT;
898
899 /*
900 *
901 * Check either the subvendor or the subdevice, some systems reverse
902 * the setting in the bois, seems to be version and arch dependent?
903 * Fix the error, exchange the two values
904 */
905 if ((subdevice = pdev->subsystem_device) == PCI_VENDOR_ID_LMC)
906 subdevice = pdev->subsystem_vendor;
907
908 switch (subdevice) {
909 case PCI_DEVICE_ID_LMC_HSSI:
910 printk(KERN_INFO "%s: LMC HSSI\n", dev->name);
911 sc->lmc_cardtype = LMC_CARDTYPE_HSSI;
912 sc->lmc_media = &lmc_hssi_media;
913 break;
914 case PCI_DEVICE_ID_LMC_DS3:
915 printk(KERN_INFO "%s: LMC DS3\n", dev->name);
916 sc->lmc_cardtype = LMC_CARDTYPE_DS3;
917 sc->lmc_media = &lmc_ds3_media;
918 break;
919 case PCI_DEVICE_ID_LMC_SSI:
920 printk(KERN_INFO "%s: LMC SSI\n", dev->name);
921 sc->lmc_cardtype = LMC_CARDTYPE_SSI;
922 sc->lmc_media = &lmc_ssi_media;
923 break;
924 case PCI_DEVICE_ID_LMC_T1:
925 printk(KERN_INFO "%s: LMC T1\n", dev->name);
926 sc->lmc_cardtype = LMC_CARDTYPE_T1;
927 sc->lmc_media = &lmc_t1_media;
928 break;
929 default:
930 printk(KERN_WARNING "%s: LMC UNKOWN CARD!\n", dev->name);
931 break;
932 }
933
934 lmc_initcsrs (sc, dev->base_addr, 8);
935
936 lmc_gpio_mkinput (sc, 0xff);
937 sc->lmc_gpio = 0; /* drive no signals yet */
938
939 sc->lmc_media->defaults (sc);
940
941 sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
942
943 /* verify that the PCI Sub System ID matches the Adapter Model number
944 * from the MII register
945 */
946 AdapModelNum = (lmc_mii_readreg (sc, 0, 3) & 0x3f0) >> 4;
947
948 if ((AdapModelNum != LMC_ADAP_T1 || /* detect LMC1200 */
949 subdevice != PCI_DEVICE_ID_LMC_T1) &&
950 (AdapModelNum != LMC_ADAP_SSI || /* detect LMC1000 */
951 subdevice != PCI_DEVICE_ID_LMC_SSI) &&
952 (AdapModelNum != LMC_ADAP_DS3 || /* detect LMC5245 */
953 subdevice != PCI_DEVICE_ID_LMC_DS3) &&
954 (AdapModelNum != LMC_ADAP_HSSI || /* detect LMC5200 */
955 subdevice != PCI_DEVICE_ID_LMC_HSSI))
956 printk(KERN_WARNING "%s: Model number (%d) miscompare for PCI"
957 " Subsystem ID = 0x%04x\n",
958 dev->name, AdapModelNum, subdevice);
959
960 /*
961 * reset clock
962 */
963 LMC_CSR_WRITE (sc, csr_gp_timer, 0xFFFFFFFFUL);
964
965 sc->board_idx = cards_found++;
966 sc->extra_stats.check = STATCHECK;
967 sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
968 sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
969 sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
970
971 sc->lmc_ok = 0;
972 sc->last_link_status = 0;
973
974 lmc_trace(dev, "lmc_init_one out");
975 return 0;
976
977 err_hdlcdev:
978 pci_set_drvdata(pdev, NULL);
979 kfree(sc);
980 err_kzalloc:
981 pci_release_regions(pdev);
982 err_req_io:
983 pci_disable_device(pdev);
984 return err;
985 }
986
987 /*
988 * Called from pci when removing module.
989 */
990 static void __devexit lmc_remove_one(struct pci_dev *pdev)
991 {
992 struct net_device *dev = pci_get_drvdata(pdev);
993
994 if (dev) {
995 printk(KERN_DEBUG "%s: removing...\n", dev->name);
996 unregister_hdlc_device(dev);
997 free_netdev(dev);
998 pci_release_regions(pdev);
999 pci_disable_device(pdev);
1000 pci_set_drvdata(pdev, NULL);
1001 }
1002 }
1003
1004 /* After this is called, packets can be sent.
1005 * Does not initialize the addresses
1006 */
1007 static int lmc_open(struct net_device *dev)
1008 {
1009 lmc_softc_t *sc = dev_to_sc(dev);
1010 int err;
1011
1012 lmc_trace(dev, "lmc_open in");
1013
1014 lmc_led_on(sc, LMC_DS3_LED0);
1015
1016 lmc_dec_reset(sc);
1017 lmc_reset(sc);
1018
1019 LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ(sc, csr_status), 0);
1020 LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg(sc, 0, 16),
1021 lmc_mii_readreg(sc, 0, 17));
1022
1023 if (sc->lmc_ok){
1024 lmc_trace(dev, "lmc_open lmc_ok out");
1025 return (0);
1026 }
1027
1028 lmc_softreset (sc);
1029
1030 /* Since we have to use PCI bus, this should work on x86,alpha,ppc */
1031 if (request_irq (dev->irq, &lmc_interrupt, IRQF_SHARED, dev->name, dev)){
1032 printk(KERN_WARNING "%s: could not get irq: %d\n", dev->name, dev->irq);
1033 lmc_trace(dev, "lmc_open irq failed out");
1034 return -EAGAIN;
1035 }
1036 sc->got_irq = 1;
1037
1038 /* Assert Terminal Active */
1039 sc->lmc_miireg16 |= LMC_MII16_LED_ALL;
1040 sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
1041
1042 /*
1043 * reset to last state.
1044 */
1045 sc->lmc_media->set_status (sc, NULL);
1046
1047 /* setup default bits to be used in tulip_desc_t transmit descriptor
1048 * -baz */
1049 sc->TxDescriptControlInit = (
1050 LMC_TDES_INTERRUPT_ON_COMPLETION
1051 | LMC_TDES_FIRST_SEGMENT
1052 | LMC_TDES_LAST_SEGMENT
1053 | LMC_TDES_SECOND_ADDR_CHAINED
1054 | LMC_TDES_DISABLE_PADDING
1055 );
1056
1057 if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16) {
1058 /* disable 32 bit CRC generated by ASIC */
1059 sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
1060 }
1061 sc->lmc_media->set_crc_length(sc, sc->ictl.crc_length);
1062 /* Acknoledge the Terminal Active and light LEDs */
1063
1064 /* dev->flags |= IFF_UP; */
1065
1066 if ((err = lmc_proto_open(sc)) != 0)
1067 return err;
1068
1069 netif_start_queue(dev);
1070 sc->extra_stats.tx_tbusy0++;
1071
1072 /*
1073 * select what interrupts we want to get
1074 */
1075 sc->lmc_intrmask = 0;
1076 /* Should be using the default interrupt mask defined in the .h file. */
1077 sc->lmc_intrmask |= (TULIP_STS_NORMALINTR
1078 | TULIP_STS_RXINTR
1079 | TULIP_STS_TXINTR
1080 | TULIP_STS_ABNRMLINTR
1081 | TULIP_STS_SYSERROR
1082 | TULIP_STS_TXSTOPPED
1083 | TULIP_STS_TXUNDERFLOW
1084 | TULIP_STS_RXSTOPPED
1085 | TULIP_STS_RXNOBUF
1086 );
1087 LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
1088
1089 sc->lmc_cmdmode |= TULIP_CMD_TXRUN;
1090 sc->lmc_cmdmode |= TULIP_CMD_RXRUN;
1091 LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
1092
1093 sc->lmc_ok = 1; /* Run watchdog */
1094
1095 /*
1096 * Set the if up now - pfb
1097 */
1098
1099 sc->last_link_status = 1;
1100
1101 /*
1102 * Setup a timer for the watchdog on probe, and start it running.
1103 * Since lmc_ok == 0, it will be a NOP for now.
1104 */
1105 init_timer (&sc->timer);
1106 sc->timer.expires = jiffies + HZ;
1107 sc->timer.data = (unsigned long) dev;
1108 sc->timer.function = &lmc_watchdog;
1109 add_timer (&sc->timer);
1110
1111 lmc_trace(dev, "lmc_open out");
1112
1113 return (0);
1114 }
1115
1116 /* Total reset to compensate for the AdTran DSU doing bad things
1117 * under heavy load
1118 */
1119
1120 static void lmc_running_reset (struct net_device *dev) /*fold00*/
1121 {
1122 lmc_softc_t *sc = dev_to_sc(dev);
1123
1124 lmc_trace(dev, "lmc_runnig_reset in");
1125
1126 /* stop interrupts */
1127 /* Clear the interrupt mask */
1128 LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
1129
1130 lmc_dec_reset (sc);
1131 lmc_reset (sc);
1132 lmc_softreset (sc);
1133 /* sc->lmc_miireg16 |= LMC_MII16_LED_ALL; */
1134 sc->lmc_media->set_link_status (sc, 1);
1135 sc->lmc_media->set_status (sc, NULL);
1136
1137 netif_wake_queue(dev);
1138
1139 sc->lmc_txfull = 0;
1140 sc->extra_stats.tx_tbusy0++;
1141
1142 sc->lmc_intrmask = TULIP_DEFAULT_INTR_MASK;
1143 LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
1144
1145 sc->lmc_cmdmode |= (TULIP_CMD_TXRUN | TULIP_CMD_RXRUN);
1146 LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
1147
1148 lmc_trace(dev, "lmc_runnin_reset_out");
1149 }
1150
1151
1152 /* This is what is called when you ifconfig down a device.
1153 * This disables the timer for the watchdog and keepalives,
1154 * and disables the irq for dev.
1155 */
1156 static int lmc_close(struct net_device *dev)
1157 {
1158 /* not calling release_region() as we should */
1159 lmc_softc_t *sc = dev_to_sc(dev);
1160
1161 lmc_trace(dev, "lmc_close in");
1162
1163 sc->lmc_ok = 0;
1164 sc->lmc_media->set_link_status (sc, 0);
1165 del_timer (&sc->timer);
1166 lmc_proto_close(sc);
1167 lmc_ifdown (dev);
1168
1169 lmc_trace(dev, "lmc_close out");
1170
1171 return 0;
1172 }
1173
1174 /* Ends the transfer of packets */
1175 /* When the interface goes down, this is called */
1176 static int lmc_ifdown (struct net_device *dev) /*fold00*/
1177 {
1178 lmc_softc_t *sc = dev_to_sc(dev);
1179 u32 csr6;
1180 int i;
1181
1182 lmc_trace(dev, "lmc_ifdown in");
1183
1184 /* Don't let anything else go on right now */
1185 // dev->start = 0;
1186 netif_stop_queue(dev);
1187 sc->extra_stats.tx_tbusy1++;
1188
1189 /* stop interrupts */
1190 /* Clear the interrupt mask */
1191 LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
1192
1193 /* Stop Tx and Rx on the chip */
1194 csr6 = LMC_CSR_READ (sc, csr_command);
1195 csr6 &= ~LMC_DEC_ST; /* Turn off the Transmission bit */
1196 csr6 &= ~LMC_DEC_SR; /* Turn off the Receive bit */
1197 LMC_CSR_WRITE (sc, csr_command, csr6);
1198
1199 sc->lmc_device->stats.rx_missed_errors +=
1200 LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
1201
1202 /* release the interrupt */
1203 if(sc->got_irq == 1){
1204 free_irq (dev->irq, dev);
1205 sc->got_irq = 0;
1206 }
1207
1208 /* free skbuffs in the Rx queue */
1209 for (i = 0; i < LMC_RXDESCS; i++)
1210 {
1211 struct sk_buff *skb = sc->lmc_rxq[i];
1212 sc->lmc_rxq[i] = NULL;
1213 sc->lmc_rxring[i].status = 0;
1214 sc->lmc_rxring[i].length = 0;
1215 sc->lmc_rxring[i].buffer1 = 0xDEADBEEF;
1216 if (skb != NULL)
1217 dev_kfree_skb(skb);
1218 sc->lmc_rxq[i] = NULL;
1219 }
1220
1221 for (i = 0; i < LMC_TXDESCS; i++)
1222 {
1223 if (sc->lmc_txq[i] != NULL)
1224 dev_kfree_skb(sc->lmc_txq[i]);
1225 sc->lmc_txq[i] = NULL;
1226 }
1227
1228 lmc_led_off (sc, LMC_MII16_LED_ALL);
1229
1230 netif_wake_queue(dev);
1231 sc->extra_stats.tx_tbusy0++;
1232
1233 lmc_trace(dev, "lmc_ifdown out");
1234
1235 return 0;
1236 }
1237
1238 /* Interrupt handling routine. This will take an incoming packet, or clean
1239 * up after a trasmit.
1240 */
1241 static irqreturn_t lmc_interrupt (int irq, void *dev_instance) /*fold00*/
1242 {
1243 struct net_device *dev = (struct net_device *) dev_instance;
1244 lmc_softc_t *sc = dev_to_sc(dev);
1245 u32 csr;
1246 int i;
1247 s32 stat;
1248 unsigned int badtx;
1249 u32 firstcsr;
1250 int max_work = LMC_RXDESCS;
1251 int handled = 0;
1252
1253 lmc_trace(dev, "lmc_interrupt in");
1254
1255 spin_lock(&sc->lmc_lock);
1256
1257 /*
1258 * Read the csr to find what interrupts we have (if any)
1259 */
1260 csr = LMC_CSR_READ (sc, csr_status);
1261
1262 /*
1263 * Make sure this is our interrupt
1264 */
1265 if ( ! (csr & sc->lmc_intrmask)) {
1266 goto lmc_int_fail_out;
1267 }
1268
1269 firstcsr = csr;
1270
1271 /* always go through this loop at least once */
1272 while (csr & sc->lmc_intrmask) {
1273 handled = 1;
1274
1275 /*
1276 * Clear interrupt bits, we handle all case below
1277 */
1278 LMC_CSR_WRITE (sc, csr_status, csr);
1279
1280 /*
1281 * One of
1282 * - Transmit process timed out CSR5<1>
1283 * - Transmit jabber timeout CSR5<3>
1284 * - Transmit underflow CSR5<5>
1285 * - Transmit Receiver buffer unavailable CSR5<7>
1286 * - Receive process stopped CSR5<8>
1287 * - Receive watchdog timeout CSR5<9>
1288 * - Early transmit interrupt CSR5<10>
1289 *
1290 * Is this really right? Should we do a running reset for jabber?
1291 * (being a WAN card and all)
1292 */
1293 if (csr & TULIP_STS_ABNRMLINTR){
1294 lmc_running_reset (dev);
1295 break;
1296 }
1297
1298 if (csr & TULIP_STS_RXINTR){
1299 lmc_trace(dev, "rx interrupt");
1300 lmc_rx (dev);
1301
1302 }
1303 if (csr & (TULIP_STS_TXINTR | TULIP_STS_TXNOBUF | TULIP_STS_TXSTOPPED)) {
1304
1305 int n_compl = 0 ;
1306 /* reset the transmit timeout detection flag -baz */
1307 sc->extra_stats.tx_NoCompleteCnt = 0;
1308
1309 badtx = sc->lmc_taint_tx;
1310 i = badtx % LMC_TXDESCS;
1311
1312 while ((badtx < sc->lmc_next_tx)) {
1313 stat = sc->lmc_txring[i].status;
1314
1315 LMC_EVENT_LOG (LMC_EVENT_XMTINT, stat,
1316 sc->lmc_txring[i].length);
1317 /*
1318 * If bit 31 is 1 the tulip owns it break out of the loop
1319 */
1320 if (stat & 0x80000000)
1321 break;
1322
1323 n_compl++ ; /* i.e., have an empty slot in ring */
1324 /*
1325 * If we have no skbuff or have cleared it
1326 * Already continue to the next buffer
1327 */
1328 if (sc->lmc_txq[i] == NULL)
1329 continue;
1330
1331 /*
1332 * Check the total error summary to look for any errors
1333 */
1334 if (stat & 0x8000) {
1335 sc->lmc_device->stats.tx_errors++;
1336 if (stat & 0x4104)
1337 sc->lmc_device->stats.tx_aborted_errors++;
1338 if (stat & 0x0C00)
1339 sc->lmc_device->stats.tx_carrier_errors++;
1340 if (stat & 0x0200)
1341 sc->lmc_device->stats.tx_window_errors++;
1342 if (stat & 0x0002)
1343 sc->lmc_device->stats.tx_fifo_errors++;
1344 } else {
1345 sc->lmc_device->stats.tx_bytes += sc->lmc_txring[i].length & 0x7ff;
1346
1347 sc->lmc_device->stats.tx_packets++;
1348 }
1349
1350 // dev_kfree_skb(sc->lmc_txq[i]);
1351 dev_kfree_skb_irq(sc->lmc_txq[i]);
1352 sc->lmc_txq[i] = NULL;
1353
1354 badtx++;
1355 i = badtx % LMC_TXDESCS;
1356 }
1357
1358 if (sc->lmc_next_tx - badtx > LMC_TXDESCS)
1359 {
1360 printk ("%s: out of sync pointer\n", dev->name);
1361 badtx += LMC_TXDESCS;
1362 }
1363 LMC_EVENT_LOG(LMC_EVENT_TBUSY0, n_compl, 0);
1364 sc->lmc_txfull = 0;
1365 netif_wake_queue(dev);
1366 sc->extra_stats.tx_tbusy0++;
1367
1368
1369 #ifdef DEBUG
1370 sc->extra_stats.dirtyTx = badtx;
1371 sc->extra_stats.lmc_next_tx = sc->lmc_next_tx;
1372 sc->extra_stats.lmc_txfull = sc->lmc_txfull;
1373 #endif
1374 sc->lmc_taint_tx = badtx;
1375
1376 /*
1377 * Why was there a break here???
1378 */
1379 } /* end handle transmit interrupt */
1380
1381 if (csr & TULIP_STS_SYSERROR) {
1382 u32 error;
1383 printk (KERN_WARNING "%s: system bus error csr: %#8.8x\n", dev->name, csr);
1384 error = csr>>23 & 0x7;
1385 switch(error){
1386 case 0x000:
1387 printk(KERN_WARNING "%s: Parity Fault (bad)\n", dev->name);
1388 break;
1389 case 0x001:
1390 printk(KERN_WARNING "%s: Master Abort (naughty)\n", dev->name);
1391 break;
1392 case 0x010:
1393 printk(KERN_WARNING "%s: Target Abort (not so naughty)\n", dev->name);
1394 break;
1395 default:
1396 printk(KERN_WARNING "%s: This bus error code was supposed to be reserved!\n", dev->name);
1397 }
1398 lmc_dec_reset (sc);
1399 lmc_reset (sc);
1400 LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
1401 LMC_EVENT_LOG(LMC_EVENT_RESET2,
1402 lmc_mii_readreg (sc, 0, 16),
1403 lmc_mii_readreg (sc, 0, 17));
1404
1405 }
1406
1407
1408 if(max_work-- <= 0)
1409 break;
1410
1411 /*
1412 * Get current csr status to make sure
1413 * we've cleared all interrupts
1414 */
1415 csr = LMC_CSR_READ (sc, csr_status);
1416 } /* end interrupt loop */
1417 LMC_EVENT_LOG(LMC_EVENT_INT, firstcsr, csr);
1418
1419 lmc_int_fail_out:
1420
1421 spin_unlock(&sc->lmc_lock);
1422
1423 lmc_trace(dev, "lmc_interrupt out");
1424 return IRQ_RETVAL(handled);
1425 }
1426
1427 static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
1428 struct net_device *dev)
1429 {
1430 lmc_softc_t *sc = dev_to_sc(dev);
1431 u32 flag;
1432 int entry;
1433 unsigned long flags;
1434
1435 lmc_trace(dev, "lmc_start_xmit in");
1436
1437 spin_lock_irqsave(&sc->lmc_lock, flags);
1438
1439 /* normal path, tbusy known to be zero */
1440
1441 entry = sc->lmc_next_tx % LMC_TXDESCS;
1442
1443 sc->lmc_txq[entry] = skb;
1444 sc->lmc_txring[entry].buffer1 = virt_to_bus (skb->data);
1445
1446 LMC_CONSOLE_LOG("xmit", skb->data, skb->len);
1447
1448 #ifndef GCOM
1449 /* If the queue is less than half full, don't interrupt */
1450 if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS / 2)
1451 {
1452 /* Do not interrupt on completion of this packet */
1453 flag = 0x60000000;
1454 netif_wake_queue(dev);
1455 }
1456 else if (sc->lmc_next_tx - sc->lmc_taint_tx == LMC_TXDESCS / 2)
1457 {
1458 /* This generates an interrupt on completion of this packet */
1459 flag = 0xe0000000;
1460 netif_wake_queue(dev);
1461 }
1462 else if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS - 1)
1463 {
1464 /* Do not interrupt on completion of this packet */
1465 flag = 0x60000000;
1466 netif_wake_queue(dev);
1467 }
1468 else
1469 {
1470 /* This generates an interrupt on completion of this packet */
1471 flag = 0xe0000000;
1472 sc->lmc_txfull = 1;
1473 netif_stop_queue(dev);
1474 }
1475 #else
1476 flag = LMC_TDES_INTERRUPT_ON_COMPLETION;
1477
1478 if (sc->lmc_next_tx - sc->lmc_taint_tx >= LMC_TXDESCS - 1)
1479 { /* ring full, go busy */
1480 sc->lmc_txfull = 1;
1481 netif_stop_queue(dev);
1482 sc->extra_stats.tx_tbusy1++;
1483 LMC_EVENT_LOG(LMC_EVENT_TBUSY1, entry, 0);
1484 }
1485 #endif
1486
1487
1488 if (entry == LMC_TXDESCS - 1) /* last descriptor in ring */
1489 flag |= LMC_TDES_END_OF_RING; /* flag as such for Tulip */
1490
1491 /* don't pad small packets either */
1492 flag = sc->lmc_txring[entry].length = (skb->len) | flag |
1493 sc->TxDescriptControlInit;
1494
1495 /* set the transmit timeout flag to be checked in
1496 * the watchdog timer handler. -baz
1497 */
1498
1499 sc->extra_stats.tx_NoCompleteCnt++;
1500 sc->lmc_next_tx++;
1501
1502 /* give ownership to the chip */
1503 LMC_EVENT_LOG(LMC_EVENT_XMT, flag, entry);
1504 sc->lmc_txring[entry].status = 0x80000000;
1505
1506 /* send now! */
1507 LMC_CSR_WRITE (sc, csr_txpoll, 0);
1508
1509 dev->trans_start = jiffies;
1510
1511 spin_unlock_irqrestore(&sc->lmc_lock, flags);
1512
1513 lmc_trace(dev, "lmc_start_xmit_out");
1514 return NETDEV_TX_OK;
1515 }
1516
1517
1518 static int lmc_rx(struct net_device *dev)
1519 {
1520 lmc_softc_t *sc = dev_to_sc(dev);
1521 int i;
1522 int rx_work_limit = LMC_RXDESCS;
1523 unsigned int next_rx;
1524 int rxIntLoopCnt; /* debug -baz */
1525 int localLengthErrCnt = 0;
1526 long stat;
1527 struct sk_buff *skb, *nsb;
1528 u16 len;
1529
1530 lmc_trace(dev, "lmc_rx in");
1531
1532 lmc_led_on(sc, LMC_DS3_LED3);
1533
1534 rxIntLoopCnt = 0; /* debug -baz */
1535
1536 i = sc->lmc_next_rx % LMC_RXDESCS;
1537 next_rx = sc->lmc_next_rx;
1538
1539 while (((stat = sc->lmc_rxring[i].status) & LMC_RDES_OWN_BIT) != DESC_OWNED_BY_DC21X4)
1540 {
1541 rxIntLoopCnt++; /* debug -baz */
1542 len = ((stat & LMC_RDES_FRAME_LENGTH) >> RDES_FRAME_LENGTH_BIT_NUMBER);
1543 if ((stat & 0x0300) != 0x0300) { /* Check first segment and last segment */
1544 if ((stat & 0x0000ffff) != 0x7fff) {
1545 /* Oversized frame */
1546 sc->lmc_device->stats.rx_length_errors++;
1547 goto skip_packet;
1548 }
1549 }
1550
1551 if (stat & 0x00000008) { /* Catch a dribbling bit error */
1552 sc->lmc_device->stats.rx_errors++;
1553 sc->lmc_device->stats.rx_frame_errors++;
1554 goto skip_packet;
1555 }
1556
1557
1558 if (stat & 0x00000004) { /* Catch a CRC error by the Xilinx */
1559 sc->lmc_device->stats.rx_errors++;
1560 sc->lmc_device->stats.rx_crc_errors++;
1561 goto skip_packet;
1562 }
1563
1564 if (len > LMC_PKT_BUF_SZ) {
1565 sc->lmc_device->stats.rx_length_errors++;
1566 localLengthErrCnt++;
1567 goto skip_packet;
1568 }
1569
1570 if (len < sc->lmc_crcSize + 2) {
1571 sc->lmc_device->stats.rx_length_errors++;
1572 sc->extra_stats.rx_SmallPktCnt++;
1573 localLengthErrCnt++;
1574 goto skip_packet;
1575 }
1576
1577 if(stat & 0x00004000){
1578 printk(KERN_WARNING "%s: Receiver descriptor error, receiver out of sync?\n", dev->name);
1579 }
1580
1581 len -= sc->lmc_crcSize;
1582
1583 skb = sc->lmc_rxq[i];
1584
1585 /*
1586 * We ran out of memory at some point
1587 * just allocate an skb buff and continue.
1588 */
1589
1590 if (!skb) {
1591 nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
1592 if (nsb) {
1593 sc->lmc_rxq[i] = nsb;
1594 nsb->dev = dev;
1595 sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
1596 }
1597 sc->failed_recv_alloc = 1;
1598 goto skip_packet;
1599 }
1600
1601 sc->lmc_device->stats.rx_packets++;
1602 sc->lmc_device->stats.rx_bytes += len;
1603
1604 LMC_CONSOLE_LOG("recv", skb->data, len);
1605
1606 /*
1607 * I'm not sure of the sanity of this
1608 * Packets could be arriving at a constant
1609 * 44.210mbits/sec and we're going to copy
1610 * them into a new buffer??
1611 */
1612
1613 if(len > (LMC_MTU - (LMC_MTU>>2))){ /* len > LMC_MTU * 0.75 */
1614 /*
1615 * If it's a large packet don't copy it just hand it up
1616 */
1617 give_it_anyways:
1618
1619 sc->lmc_rxq[i] = NULL;
1620 sc->lmc_rxring[i].buffer1 = 0x0;
1621
1622 skb_put (skb, len);
1623 skb->protocol = lmc_proto_type(sc, skb);
1624 skb_reset_mac_header(skb);
1625 /* skb_reset_network_header(skb); */
1626 skb->dev = dev;
1627 lmc_proto_netif(sc, skb);
1628
1629 /*
1630 * This skb will be destroyed by the upper layers, make a new one
1631 */
1632 nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
1633 if (nsb) {
1634 sc->lmc_rxq[i] = nsb;
1635 nsb->dev = dev;
1636 sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
1637 /* Transferred to 21140 below */
1638 }
1639 else {
1640 /*
1641 * We've run out of memory, stop trying to allocate
1642 * memory and exit the interrupt handler
1643 *
1644 * The chip may run out of receivers and stop
1645 * in which care we'll try to allocate the buffer
1646 * again. (once a second)
1647 */
1648 sc->extra_stats.rx_BuffAllocErr++;
1649 LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
1650 sc->failed_recv_alloc = 1;
1651 goto skip_out_of_mem;
1652 }
1653 }
1654 else {
1655 nsb = dev_alloc_skb(len);
1656 if(!nsb) {
1657 goto give_it_anyways;
1658 }
1659 skb_copy_from_linear_data(skb, skb_put(nsb, len), len);
1660
1661 nsb->protocol = lmc_proto_type(sc, nsb);
1662 skb_reset_mac_header(nsb);
1663 /* skb_reset_network_header(nsb); */
1664 nsb->dev = dev;
1665 lmc_proto_netif(sc, nsb);
1666 }
1667
1668 skip_packet:
1669 LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
1670 sc->lmc_rxring[i].status = DESC_OWNED_BY_DC21X4;
1671
1672 sc->lmc_next_rx++;
1673 i = sc->lmc_next_rx % LMC_RXDESCS;
1674 rx_work_limit--;
1675 if (rx_work_limit < 0)
1676 break;
1677 }
1678
1679 /* detect condition for LMC1000 where DSU cable attaches and fills
1680 * descriptors with bogus packets
1681 *
1682 if (localLengthErrCnt > LMC_RXDESCS - 3) {
1683 sc->extra_stats.rx_BadPktSurgeCnt++;
1684 LMC_EVENT_LOG(LMC_EVENT_BADPKTSURGE, localLengthErrCnt,
1685 sc->extra_stats.rx_BadPktSurgeCnt);
1686 } */
1687
1688 /* save max count of receive descriptors serviced */
1689 if (rxIntLoopCnt > sc->extra_stats.rxIntLoopCnt)
1690 sc->extra_stats.rxIntLoopCnt = rxIntLoopCnt; /* debug -baz */
1691
1692 #ifdef DEBUG
1693 if (rxIntLoopCnt == 0)
1694 {
1695 for (i = 0; i < LMC_RXDESCS; i++)
1696 {
1697 if ((sc->lmc_rxring[i].status & LMC_RDES_OWN_BIT)
1698 != DESC_OWNED_BY_DC21X4)
1699 {
1700 rxIntLoopCnt++;
1701 }
1702 }
1703 LMC_EVENT_LOG(LMC_EVENT_RCVEND, rxIntLoopCnt, 0);
1704 }
1705 #endif
1706
1707
1708 lmc_led_off(sc, LMC_DS3_LED3);
1709
1710 skip_out_of_mem:
1711
1712 lmc_trace(dev, "lmc_rx out");
1713
1714 return 0;
1715 }
1716
1717 static struct net_device_stats *lmc_get_stats(struct net_device *dev)
1718 {
1719 lmc_softc_t *sc = dev_to_sc(dev);
1720 unsigned long flags;
1721
1722 lmc_trace(dev, "lmc_get_stats in");
1723
1724 spin_lock_irqsave(&sc->lmc_lock, flags);
1725
1726 sc->lmc_device->stats.rx_missed_errors += LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
1727
1728 spin_unlock_irqrestore(&sc->lmc_lock, flags);
1729
1730 lmc_trace(dev, "lmc_get_stats out");
1731
1732 return &sc->lmc_device->stats;
1733 }
1734
1735 static struct pci_driver lmc_driver = {
1736 .name = "lmc",
1737 .id_table = lmc_pci_tbl,
1738 .probe = lmc_init_one,
1739 .remove = __devexit_p(lmc_remove_one),
1740 };
1741
1742 static int __init init_lmc(void)
1743 {
1744 return pci_register_driver(&lmc_driver);
1745 }
1746
1747 static void __exit exit_lmc(void)
1748 {
1749 pci_unregister_driver(&lmc_driver);
1750 }
1751
1752 module_init(init_lmc);
1753 module_exit(exit_lmc);
1754
1755 unsigned lmc_mii_readreg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno) /*fold00*/
1756 {
1757 int i;
1758 int command = (0xf6 << 10) | (devaddr << 5) | regno;
1759 int retval = 0;
1760
1761 lmc_trace(sc->lmc_device, "lmc_mii_readreg in");
1762
1763 LMC_MII_SYNC (sc);
1764
1765 lmc_trace(sc->lmc_device, "lmc_mii_readreg: done sync");
1766
1767 for (i = 15; i >= 0; i--)
1768 {
1769 int dataval = (command & (1 << i)) ? 0x20000 : 0;
1770
1771 LMC_CSR_WRITE (sc, csr_9, dataval);
1772 lmc_delay ();
1773 /* __SLOW_DOWN_IO; */
1774 LMC_CSR_WRITE (sc, csr_9, dataval | 0x10000);
1775 lmc_delay ();
1776 /* __SLOW_DOWN_IO; */
1777 }
1778
1779 lmc_trace(sc->lmc_device, "lmc_mii_readreg: done1");
1780
1781 for (i = 19; i > 0; i--)
1782 {
1783 LMC_CSR_WRITE (sc, csr_9, 0x40000);
1784 lmc_delay ();
1785 /* __SLOW_DOWN_IO; */
1786 retval = (retval << 1) | ((LMC_CSR_READ (sc, csr_9) & 0x80000) ? 1 : 0);
1787 LMC_CSR_WRITE (sc, csr_9, 0x40000 | 0x10000);
1788 lmc_delay ();
1789 /* __SLOW_DOWN_IO; */
1790 }
1791
1792 lmc_trace(sc->lmc_device, "lmc_mii_readreg out");
1793
1794 return (retval >> 1) & 0xffff;
1795 }
1796
1797 void lmc_mii_writereg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno, unsigned data) /*fold00*/
1798 {
1799 int i = 32;
1800 int command = (0x5002 << 16) | (devaddr << 23) | (regno << 18) | data;
1801
1802 lmc_trace(sc->lmc_device, "lmc_mii_writereg in");
1803
1804 LMC_MII_SYNC (sc);
1805
1806 i = 31;
1807 while (i >= 0)
1808 {
1809 int datav;
1810
1811 if (command & (1 << i))
1812 datav = 0x20000;
1813 else
1814 datav = 0x00000;
1815
1816 LMC_CSR_WRITE (sc, csr_9, datav);
1817 lmc_delay ();
1818 /* __SLOW_DOWN_IO; */
1819 LMC_CSR_WRITE (sc, csr_9, (datav | 0x10000));
1820 lmc_delay ();
1821 /* __SLOW_DOWN_IO; */
1822 i--;
1823 }
1824
1825 i = 2;
1826 while (i > 0)
1827 {
1828 LMC_CSR_WRITE (sc, csr_9, 0x40000);
1829 lmc_delay ();
1830 /* __SLOW_DOWN_IO; */
1831 LMC_CSR_WRITE (sc, csr_9, 0x50000);
1832 lmc_delay ();
1833 /* __SLOW_DOWN_IO; */
1834 i--;
1835 }
1836
1837 lmc_trace(sc->lmc_device, "lmc_mii_writereg out");
1838 }
1839
1840 static void lmc_softreset (lmc_softc_t * const sc) /*fold00*/
1841 {
1842 int i;
1843
1844 lmc_trace(sc->lmc_device, "lmc_softreset in");
1845
1846 /* Initialize the receive rings and buffers. */
1847 sc->lmc_txfull = 0;
1848 sc->lmc_next_rx = 0;
1849 sc->lmc_next_tx = 0;
1850 sc->lmc_taint_rx = 0;
1851 sc->lmc_taint_tx = 0;
1852
1853 /*
1854 * Setup each one of the receiver buffers
1855 * allocate an skbuff for each one, setup the descriptor table
1856 * and point each buffer at the next one
1857 */
1858
1859 for (i = 0; i < LMC_RXDESCS; i++)
1860 {
1861 struct sk_buff *skb;
1862
1863 if (sc->lmc_rxq[i] == NULL)
1864 {
1865 skb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
1866 if(skb == NULL){
1867 printk(KERN_WARNING "%s: Failed to allocate receiver ring, will try again\n", sc->name);
1868 sc->failed_ring = 1;
1869 break;
1870 }
1871 else{
1872 sc->lmc_rxq[i] = skb;
1873 }
1874 }
1875 else
1876 {
1877 skb = sc->lmc_rxq[i];
1878 }
1879
1880 skb->dev = sc->lmc_device;
1881
1882 /* owned by 21140 */
1883 sc->lmc_rxring[i].status = 0x80000000;
1884
1885 /* used to be PKT_BUF_SZ now uses skb since we lose some to head room */
1886 sc->lmc_rxring[i].length = skb_tailroom(skb);
1887
1888 /* use to be tail which is dumb since you're thinking why write
1889 * to the end of the packj,et but since there's nothing there tail == data
1890 */
1891 sc->lmc_rxring[i].buffer1 = virt_to_bus (skb->data);
1892
1893 /* This is fair since the structure is static and we have the next address */
1894 sc->lmc_rxring[i].buffer2 = virt_to_bus (&sc->lmc_rxring[i + 1]);
1895
1896 }
1897
1898 /*
1899 * Sets end of ring
1900 */
1901 if (i != 0) {
1902 sc->lmc_rxring[i - 1].length |= 0x02000000; /* Set end of buffers flag */
1903 sc->lmc_rxring[i - 1].buffer2 = virt_to_bus(&sc->lmc_rxring[0]); /* Point back to the start */
1904 }
1905 LMC_CSR_WRITE (sc, csr_rxlist, virt_to_bus (sc->lmc_rxring)); /* write base address */
1906
1907 /* Initialize the transmit rings and buffers */
1908 for (i = 0; i < LMC_TXDESCS; i++)
1909 {
1910 if (sc->lmc_txq[i] != NULL){ /* have buffer */
1911 dev_kfree_skb(sc->lmc_txq[i]); /* free it */
1912 sc->lmc_device->stats.tx_dropped++; /* We just dropped a packet */
1913 }
1914 sc->lmc_txq[i] = NULL;
1915 sc->lmc_txring[i].status = 0x00000000;
1916 sc->lmc_txring[i].buffer2 = virt_to_bus (&sc->lmc_txring[i + 1]);
1917 }
1918 sc->lmc_txring[i - 1].buffer2 = virt_to_bus (&sc->lmc_txring[0]);
1919 LMC_CSR_WRITE (sc, csr_txlist, virt_to_bus (sc->lmc_txring));
1920
1921 lmc_trace(sc->lmc_device, "lmc_softreset out");
1922 }
1923
1924 void lmc_gpio_mkinput(lmc_softc_t * const sc, u32 bits) /*fold00*/
1925 {
1926 lmc_trace(sc->lmc_device, "lmc_gpio_mkinput in");
1927 sc->lmc_gpio_io &= ~bits;
1928 LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
1929 lmc_trace(sc->lmc_device, "lmc_gpio_mkinput out");
1930 }
1931
1932 void lmc_gpio_mkoutput(lmc_softc_t * const sc, u32 bits) /*fold00*/
1933 {
1934 lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput in");
1935 sc->lmc_gpio_io |= bits;
1936 LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
1937 lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput out");
1938 }
1939
1940 void lmc_led_on(lmc_softc_t * const sc, u32 led) /*fold00*/
1941 {
1942 lmc_trace(sc->lmc_device, "lmc_led_on in");
1943 if((~sc->lmc_miireg16) & led){ /* Already on! */
1944 lmc_trace(sc->lmc_device, "lmc_led_on aon out");
1945 return;
1946 }
1947
1948 sc->lmc_miireg16 &= ~led;
1949 lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
1950 lmc_trace(sc->lmc_device, "lmc_led_on out");
1951 }
1952
1953 void lmc_led_off(lmc_softc_t * const sc, u32 led) /*fold00*/
1954 {
1955 lmc_trace(sc->lmc_device, "lmc_led_off in");
1956 if(sc->lmc_miireg16 & led){ /* Already set don't do anything */
1957 lmc_trace(sc->lmc_device, "lmc_led_off aoff out");
1958 return;
1959 }
1960
1961 sc->lmc_miireg16 |= led;
1962 lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
1963 lmc_trace(sc->lmc_device, "lmc_led_off out");
1964 }
1965
1966 static void lmc_reset(lmc_softc_t * const sc) /*fold00*/
1967 {
1968 lmc_trace(sc->lmc_device, "lmc_reset in");
1969 sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
1970 lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
1971
1972 sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
1973 lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
1974
1975 /*
1976 * make some of the GPIO pins be outputs
1977 */
1978 lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
1979
1980 /*
1981 * RESET low to force state reset. This also forces
1982 * the transmitter clock to be internal, but we expect to reset
1983 * that later anyway.
1984 */
1985 sc->lmc_gpio &= ~(LMC_GEP_RESET);
1986 LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
1987
1988 /*
1989 * hold for more than 10 microseconds
1990 */
1991 udelay(50);
1992
1993 /*
1994 * stop driving Xilinx-related signals
1995 */
1996 lmc_gpio_mkinput(sc, LMC_GEP_RESET);
1997
1998 /*
1999 * Call media specific init routine
2000 */
2001 sc->lmc_media->init(sc);
2002
2003 sc->extra_stats.resetCount++;
2004 lmc_trace(sc->lmc_device, "lmc_reset out");
2005 }
2006
2007 static void lmc_dec_reset(lmc_softc_t * const sc) /*fold00*/
2008 {
2009 u32 val;
2010 lmc_trace(sc->lmc_device, "lmc_dec_reset in");
2011
2012 /*
2013 * disable all interrupts
2014 */
2015 sc->lmc_intrmask = 0;
2016 LMC_CSR_WRITE(sc, csr_intr, sc->lmc_intrmask);
2017
2018 /*
2019 * Reset the chip with a software reset command.
2020 * Wait 10 microseconds (actually 50 PCI cycles but at
2021 * 33MHz that comes to two microseconds but wait a
2022 * bit longer anyways)
2023 */
2024 LMC_CSR_WRITE(sc, csr_busmode, TULIP_BUSMODE_SWRESET);
2025 udelay(25);
2026 #ifdef __sparc__
2027 sc->lmc_busmode = LMC_CSR_READ(sc, csr_busmode);
2028 sc->lmc_busmode = 0x00100000;
2029 sc->lmc_busmode &= ~TULIP_BUSMODE_SWRESET;
2030 LMC_CSR_WRITE(sc, csr_busmode, sc->lmc_busmode);
2031 #endif
2032 sc->lmc_cmdmode = LMC_CSR_READ(sc, csr_command);
2033
2034 /*
2035 * We want:
2036 * no ethernet address in frames we write
2037 * disable padding (txdesc, padding disable)
2038 * ignore runt frames (rdes0 bit 15)
2039 * no receiver watchdog or transmitter jabber timer
2040 * (csr15 bit 0,14 == 1)
2041 * if using 16-bit CRC, turn off CRC (trans desc, crc disable)
2042 */
2043
2044 sc->lmc_cmdmode |= ( TULIP_CMD_PROMISCUOUS
2045 | TULIP_CMD_FULLDUPLEX
2046 | TULIP_CMD_PASSBADPKT
2047 | TULIP_CMD_NOHEARTBEAT
2048 | TULIP_CMD_PORTSELECT
2049 | TULIP_CMD_RECEIVEALL
2050 | TULIP_CMD_MUSTBEONE
2051 );
2052 sc->lmc_cmdmode &= ~( TULIP_CMD_OPERMODE
2053 | TULIP_CMD_THRESHOLDCTL
2054 | TULIP_CMD_STOREFWD
2055 | TULIP_CMD_TXTHRSHLDCTL
2056 );
2057
2058 LMC_CSR_WRITE(sc, csr_command, sc->lmc_cmdmode);
2059
2060 /*
2061 * disable receiver watchdog and transmit jabber
2062 */
2063 val = LMC_CSR_READ(sc, csr_sia_general);
2064 val |= (TULIP_WATCHDOG_TXDISABLE | TULIP_WATCHDOG_RXDISABLE);
2065 LMC_CSR_WRITE(sc, csr_sia_general, val);
2066
2067 lmc_trace(sc->lmc_device, "lmc_dec_reset out");
2068 }
2069
2070 static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, /*fold00*/
2071 size_t csr_size)
2072 {
2073 lmc_trace(sc->lmc_device, "lmc_initcsrs in");
2074 sc->lmc_csrs.csr_busmode = csr_base + 0 * csr_size;
2075 sc->lmc_csrs.csr_txpoll = csr_base + 1 * csr_size;
2076 sc->lmc_csrs.csr_rxpoll = csr_base + 2 * csr_size;
2077 sc->lmc_csrs.csr_rxlist = csr_base + 3 * csr_size;
2078 sc->lmc_csrs.csr_txlist = csr_base + 4 * csr_size;
2079 sc->lmc_csrs.csr_status = csr_base + 5 * csr_size;
2080 sc->lmc_csrs.csr_command = csr_base + 6 * csr_size;
2081 sc->lmc_csrs.csr_intr = csr_base + 7 * csr_size;
2082 sc->lmc_csrs.csr_missed_frames = csr_base + 8 * csr_size;
2083 sc->lmc_csrs.csr_9 = csr_base + 9 * csr_size;
2084 sc->lmc_csrs.csr_10 = csr_base + 10 * csr_size;
2085 sc->lmc_csrs.csr_11 = csr_base + 11 * csr_size;
2086 sc->lmc_csrs.csr_12 = csr_base + 12 * csr_size;
2087 sc->lmc_csrs.csr_13 = csr_base + 13 * csr_size;
2088 sc->lmc_csrs.csr_14 = csr_base + 14 * csr_size;
2089 sc->lmc_csrs.csr_15 = csr_base + 15 * csr_size;
2090 lmc_trace(sc->lmc_device, "lmc_initcsrs out");
2091 }
2092
2093 static void lmc_driver_timeout(struct net_device *dev)
2094 {
2095 lmc_softc_t *sc = dev_to_sc(dev);
2096 u32 csr6;
2097 unsigned long flags;
2098
2099 lmc_trace(dev, "lmc_driver_timeout in");
2100
2101 spin_lock_irqsave(&sc->lmc_lock, flags);
2102
2103 printk("%s: Xmitter busy|\n", dev->name);
2104
2105 sc->extra_stats.tx_tbusy_calls++;
2106 if (jiffies - dev->trans_start < TX_TIMEOUT)
2107 goto bug_out;
2108
2109 /*
2110 * Chip seems to have locked up
2111 * Reset it
2112 * This whips out all our decriptor
2113 * table and starts from scartch
2114 */
2115
2116 LMC_EVENT_LOG(LMC_EVENT_XMTPRCTMO,
2117 LMC_CSR_READ (sc, csr_status),
2118 sc->extra_stats.tx_ProcTimeout);
2119
2120 lmc_running_reset (dev);
2121
2122 LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
2123 LMC_EVENT_LOG(LMC_EVENT_RESET2,
2124 lmc_mii_readreg (sc, 0, 16),
2125 lmc_mii_readreg (sc, 0, 17));
2126
2127 /* restart the tx processes */
2128 csr6 = LMC_CSR_READ (sc, csr_command);
2129 LMC_CSR_WRITE (sc, csr_command, csr6 | 0x0002);
2130 LMC_CSR_WRITE (sc, csr_command, csr6 | 0x2002);
2131
2132 /* immediate transmit */
2133 LMC_CSR_WRITE (sc, csr_txpoll, 0);
2134
2135 sc->lmc_device->stats.tx_errors++;
2136 sc->extra_stats.tx_ProcTimeout++; /* -baz */
2137
2138 dev->trans_start = jiffies;
2139
2140 bug_out:
2141
2142 spin_unlock_irqrestore(&sc->lmc_lock, flags);
2143
2144 lmc_trace(dev, "lmc_driver_timout out");
2145
2146
2147 }
Verdex Pro support