?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[Bluetooth] Switch from OGF+OCF to using only opcodes
[linux-2.6/verdex.git] / drivers / ata / pata_icside.c
blobbe30923566c53c88e8ba67f5675f653e48043d98
1 #include <linux/kernel.h>
2 #include <linux/module.h>
3 #include <linux/init.h>
4 #include <linux/blkdev.h>
5 #include <scsi/scsi_host.h>
6 #include <linux/ata.h>
7 #include <linux/libata.h>
8
9 #include <asm/dma.h>
10 #include <asm/ecard.h>
11
12 #define DRV_NAME "pata_icside"
13
14 #define ICS_IDENT_OFFSET 0x2280
15
16 #define ICS_ARCIN_V5_INTRSTAT 0x0000
17 #define ICS_ARCIN_V5_INTROFFSET 0x0004
18
19 #define ICS_ARCIN_V6_INTROFFSET_1 0x2200
20 #define ICS_ARCIN_V6_INTRSTAT_1 0x2290
21 #define ICS_ARCIN_V6_INTROFFSET_2 0x3200
22 #define ICS_ARCIN_V6_INTRSTAT_2 0x3290
23
24 struct portinfo {
25 unsigned int dataoffset;
26 unsigned int ctrloffset;
27 unsigned int stepping;
28 };
29
30 static const struct portinfo pata_icside_portinfo_v5 = {
31 .dataoffset = 0x2800,
32 .ctrloffset = 0x2b80,
33 .stepping = 6,
34 };
35
36 static const struct portinfo pata_icside_portinfo_v6_1 = {
37 .dataoffset = 0x2000,
38 .ctrloffset = 0x2380,
39 .stepping = 6,
40 };
41
42 static const struct portinfo pata_icside_portinfo_v6_2 = {
43 .dataoffset = 0x3000,
44 .ctrloffset = 0x3380,
45 .stepping = 6,
46 };
47
48 #define PATA_ICSIDE_MAX_SG 128
49
50 struct pata_icside_state {
51 void __iomem *irq_port;
52 void __iomem *ioc_base;
53 unsigned int type;
54 unsigned int dma;
55 struct {
56 u8 port_sel;
57 u8 disabled;
58 unsigned int speed[ATA_MAX_DEVICES];
59 } port[2];
60 struct scatterlist sg[PATA_ICSIDE_MAX_SG];
61 };
62
63 struct pata_icside_info {
64 struct pata_icside_state *state;
65 struct expansion_card *ec;
66 void __iomem *base;
67 void __iomem *irqaddr;
68 unsigned int irqmask;
69 const expansioncard_ops_t *irqops;
70 unsigned int mwdma_mask;
71 unsigned int nr_ports;
72 const struct portinfo *port[2];
73 unsigned long raw_base;
74 unsigned long raw_ioc_base;
75 };
76
77 #define ICS_TYPE_A3IN 0
78 #define ICS_TYPE_A3USER 1
79 #define ICS_TYPE_V6 3
80 #define ICS_TYPE_V5 15
81 #define ICS_TYPE_NOTYPE ((unsigned int)-1)
82
83 /* ---------------- Version 5 PCB Support Functions --------------------- */
84 /* Prototype: pata_icside_irqenable_arcin_v5 (struct expansion_card *ec, int irqnr)
85 * Purpose : enable interrupts from card
86 */
87 static void pata_icside_irqenable_arcin_v5 (struct expansion_card *ec, int irqnr)
88 {
89 struct pata_icside_state *state = ec->irq_data;
90
91 writeb(0, state->irq_port + ICS_ARCIN_V5_INTROFFSET);
92 }
93
94 /* Prototype: pata_icside_irqdisable_arcin_v5 (struct expansion_card *ec, int irqnr)
95 * Purpose : disable interrupts from card
96 */
97 static void pata_icside_irqdisable_arcin_v5 (struct expansion_card *ec, int irqnr)
98 {
99 struct pata_icside_state *state = ec->irq_data;
100
101 readb(state->irq_port + ICS_ARCIN_V5_INTROFFSET);
102 }
103
104 static const expansioncard_ops_t pata_icside_ops_arcin_v5 = {
105 .irqenable = pata_icside_irqenable_arcin_v5,
106 .irqdisable = pata_icside_irqdisable_arcin_v5,
107 };
108
109
110 /* ---------------- Version 6 PCB Support Functions --------------------- */
111 /* Prototype: pata_icside_irqenable_arcin_v6 (struct expansion_card *ec, int irqnr)
112 * Purpose : enable interrupts from card
113 */
114 static void pata_icside_irqenable_arcin_v6 (struct expansion_card *ec, int irqnr)
115 {
116 struct pata_icside_state *state = ec->irq_data;
117 void __iomem *base = state->irq_port;
118
119 if (!state->port[0].disabled)
120 writeb(0, base + ICS_ARCIN_V6_INTROFFSET_1);
121 if (!state->port[1].disabled)
122 writeb(0, base + ICS_ARCIN_V6_INTROFFSET_2);
123 }
124
125 /* Prototype: pata_icside_irqdisable_arcin_v6 (struct expansion_card *ec, int irqnr)
126 * Purpose : disable interrupts from card
127 */
128 static void pata_icside_irqdisable_arcin_v6 (struct expansion_card *ec, int irqnr)
129 {
130 struct pata_icside_state *state = ec->irq_data;
131
132 readb(state->irq_port + ICS_ARCIN_V6_INTROFFSET_1);
133 readb(state->irq_port + ICS_ARCIN_V6_INTROFFSET_2);
134 }
135
136 /* Prototype: pata_icside_irqprobe(struct expansion_card *ec)
137 * Purpose : detect an active interrupt from card
138 */
139 static int pata_icside_irqpending_arcin_v6(struct expansion_card *ec)
140 {
141 struct pata_icside_state *state = ec->irq_data;
142
143 return readb(state->irq_port + ICS_ARCIN_V6_INTRSTAT_1) & 1 ||
144 readb(state->irq_port + ICS_ARCIN_V6_INTRSTAT_2) & 1;
145 }
146
147 static const expansioncard_ops_t pata_icside_ops_arcin_v6 = {
148 .irqenable = pata_icside_irqenable_arcin_v6,
149 .irqdisable = pata_icside_irqdisable_arcin_v6,
150 .irqpending = pata_icside_irqpending_arcin_v6,
151 };
152
153
154 /*
155 * SG-DMA support.
156 *
157 * Similar to the BM-DMA, but we use the RiscPCs IOMD DMA controllers.
158 * There is only one DMA controller per card, which means that only
159 * one drive can be accessed at one time. NOTE! We do not enforce that
160 * here, but we rely on the main IDE driver spotting that both
161 * interfaces use the same IRQ, which should guarantee this.
162 */
163
164 /*
165 * Configure the IOMD to give the appropriate timings for the transfer
166 * mode being requested. We take the advice of the ATA standards, and
167 * calculate the cycle time based on the transfer mode, and the EIDE
168 * MW DMA specs that the drive provides in the IDENTIFY command.
169 *
170 * We have the following IOMD DMA modes to choose from:
171 *
172 * Type Active Recovery Cycle
173 * A 250 (250) 312 (550) 562 (800)
174 * B 187 (200) 250 (550) 437 (750)
175 * C 125 (125) 125 (375) 250 (500)
176 * D 62 (50) 125 (375) 187 (425)
177 *
178 * (figures in brackets are actual measured timings on DIOR/DIOW)
179 *
180 * However, we also need to take care of the read/write active and
181 * recovery timings:
182 *
183 * Read Write
184 * Mode Active -- Recovery -- Cycle IOMD type
185 * MW0 215 50 215 480 A
186 * MW1 80 50 50 150 C
187 * MW2 70 25 25 120 C
188 */
189 static void pata_icside_set_dmamode(struct ata_port *ap, struct ata_device *adev)
190 {
191 struct pata_icside_state *state = ap->host->private_data;
192 struct ata_timing t;
193 unsigned int cycle;
194 char iomd_type;
195
196 /*
197 * DMA is based on a 16MHz clock
198 */
199 if (ata_timing_compute(adev, adev->dma_mode, &t, 1000, 1))
200 return;
201
202 /*
203 * Choose the IOMD cycle timing which ensure that the interface
204 * satisfies the measured active, recovery and cycle times.
205 */
206 if (t.active <= 50 && t.recover <= 375 && t.cycle <= 425)
207 iomd_type = 'D', cycle = 187;
208 else if (t.active <= 125 && t.recover <= 375 && t.cycle <= 500)
209 iomd_type = 'C', cycle = 250;
210 else if (t.active <= 200 && t.recover <= 550 && t.cycle <= 750)
211 iomd_type = 'B', cycle = 437;
212 else
213 iomd_type = 'A', cycle = 562;
214
215 ata_dev_printk(adev, KERN_INFO, "timings: act %dns rec %dns cyc %dns (%c)\n",
216 t.active, t.recover, t.cycle, iomd_type);
217
218 state->port[ap->port_no].speed[adev->devno] = cycle;
219 }
220
221 static void pata_icside_bmdma_setup(struct ata_queued_cmd *qc)
222 {
223 struct ata_port *ap = qc->ap;
224 struct pata_icside_state *state = ap->host->private_data;
225 struct scatterlist *sg, *rsg = state->sg;
226 unsigned int write = qc->tf.flags & ATA_TFLAG_WRITE;
227
228 /*
229 * We are simplex; BUG if we try to fiddle with DMA
230 * while it's active.
231 */
232 BUG_ON(dma_channel_active(state->dma));
233
234 /*
235 * Copy ATAs scattered sg list into a contiguous array of sg
236 */
237 ata_for_each_sg(sg, qc) {
238 memcpy(rsg, sg, sizeof(*sg));
239 rsg++;
240 }
241
242 /*
243 * Route the DMA signals to the correct interface
244 */
245 writeb(state->port[ap->port_no].port_sel, state->ioc_base);
246
247 set_dma_speed(state->dma, state->port[ap->port_no].speed[qc->dev->devno]);
248 set_dma_sg(state->dma, state->sg, rsg - state->sg);
249 set_dma_mode(state->dma, write ? DMA_MODE_WRITE : DMA_MODE_READ);
250
251 /* issue r/w command */
252 ap->ops->exec_command(ap, &qc->tf);
253 }
254
255 static void pata_icside_bmdma_start(struct ata_queued_cmd *qc)
256 {
257 struct ata_port *ap = qc->ap;
258 struct pata_icside_state *state = ap->host->private_data;
259
260 BUG_ON(dma_channel_active(state->dma));
261 enable_dma(state->dma);
262 }
263
264 static void pata_icside_bmdma_stop(struct ata_queued_cmd *qc)
265 {
266 struct ata_port *ap = qc->ap;
267 struct pata_icside_state *state = ap->host->private_data;
268
269 disable_dma(state->dma);
270
271 /* see ata_bmdma_stop */
272 ata_altstatus(ap);
273 }
274
275 static u8 pata_icside_bmdma_status(struct ata_port *ap)
276 {
277 struct pata_icside_state *state = ap->host->private_data;
278 void __iomem *irq_port;
279
280 irq_port = state->irq_port + (ap->port_no ? ICS_ARCIN_V6_INTRSTAT_2 :
281 ICS_ARCIN_V6_INTRSTAT_1);
282
283 return readb(irq_port) & 1 ? ATA_DMA_INTR : 0;
284 }
285
286 static int icside_dma_init(struct pata_icside_info *info)
287 {
288 struct pata_icside_state *state = info->state;
289 struct expansion_card *ec = info->ec;
290 int i;
291
292 for (i = 0; i < ATA_MAX_DEVICES; i++) {
293 state->port[0].speed[i] = 480;
294 state->port[1].speed[i] = 480;
295 }
296
297 if (ec->dma != NO_DMA && !request_dma(ec->dma, DRV_NAME)) {
298 state->dma = ec->dma;
299 info->mwdma_mask = 0x07; /* MW0..2 */
300 }
301
302 return 0;
303 }
304
305
306 static int pata_icside_port_start(struct ata_port *ap)
307 {
308 /* No PRD to alloc */
309 return ata_pad_alloc(ap, ap->dev);
310 }
311
312 static struct scsi_host_template pata_icside_sht = {
313 .module = THIS_MODULE,
314 .name = DRV_NAME,
315 .ioctl = ata_scsi_ioctl,
316 .queuecommand = ata_scsi_queuecmd,
317 .can_queue = ATA_DEF_QUEUE,
318 .this_id = ATA_SHT_THIS_ID,
319 .sg_tablesize = PATA_ICSIDE_MAX_SG,
320 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
321 .emulated = ATA_SHT_EMULATED,
322 .use_clustering = ATA_SHT_USE_CLUSTERING,
323 .proc_name = DRV_NAME,
324 .dma_boundary = ~0, /* no dma boundaries */
325 .slave_configure = ata_scsi_slave_config,
326 .slave_destroy = ata_scsi_slave_destroy,
327 .bios_param = ata_std_bios_param,
328 };
329
330 /* wish this was exported from libata-core */
331 static void ata_dummy_noret(struct ata_port *port)
332 {
333 }
334
335 static void pata_icside_postreset(struct ata_port *ap, unsigned int *classes)
336 {
337 struct pata_icside_state *state = ap->host->private_data;
338
339 if (classes[0] != ATA_DEV_NONE || classes[1] != ATA_DEV_NONE)
340 return ata_std_postreset(ap, classes);
341
342 state->port[ap->port_no].disabled = 1;
343
344 if (state->type == ICS_TYPE_V6) {
345 /*
346 * Disable interrupts from this port, otherwise we
347 * receive spurious interrupts from the floating
348 * interrupt line.
349 */
350 void __iomem *irq_port = state->irq_port +
351 (ap->port_no ? ICS_ARCIN_V6_INTROFFSET_2 : ICS_ARCIN_V6_INTROFFSET_1);
352 readb(irq_port);
353 }
354 }
355
356 static void pata_icside_error_handler(struct ata_port *ap)
357 {
358 ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset, NULL,
359 pata_icside_postreset);
360 }
361
362 static struct ata_port_operations pata_icside_port_ops = {
363 .set_dmamode = pata_icside_set_dmamode,
364
365 .tf_load = ata_tf_load,
366 .tf_read = ata_tf_read,
367 .exec_command = ata_exec_command,
368 .check_status = ata_check_status,
369 .dev_select = ata_std_dev_select,
370
371 .cable_detect = ata_cable_40wire,
372
373 .bmdma_setup = pata_icside_bmdma_setup,
374 .bmdma_start = pata_icside_bmdma_start,
375
376 .data_xfer = ata_data_xfer_noirq,
377
378 /* no need to build any PRD tables for DMA */
379 .qc_prep = ata_noop_qc_prep,
380 .qc_issue = ata_qc_issue_prot,
381
382 .freeze = ata_bmdma_freeze,
383 .thaw = ata_bmdma_thaw,
384 .error_handler = pata_icside_error_handler,
385 .post_internal_cmd = pata_icside_bmdma_stop,
386
387 .irq_clear = ata_dummy_noret,
388 .irq_on = ata_irq_on,
389
390 .port_start = pata_icside_port_start,
391
392 .bmdma_stop = pata_icside_bmdma_stop,
393 .bmdma_status = pata_icside_bmdma_status,
394 };
395
396 static void __devinit
397 pata_icside_setup_ioaddr(struct ata_port *ap, void __iomem *base,
398 const struct portinfo *info)
399 {
400 struct ata_ioports *ioaddr = &ap->ioaddr;
401 void __iomem *cmd = base + info->dataoffset;
402
403 ioaddr->cmd_addr = cmd;
404 ioaddr->data_addr = cmd + (ATA_REG_DATA << info->stepping);
405 ioaddr->error_addr = cmd + (ATA_REG_ERR << info->stepping);
406 ioaddr->feature_addr = cmd + (ATA_REG_FEATURE << info->stepping);
407 ioaddr->nsect_addr = cmd + (ATA_REG_NSECT << info->stepping);
408 ioaddr->lbal_addr = cmd + (ATA_REG_LBAL << info->stepping);
409 ioaddr->lbam_addr = cmd + (ATA_REG_LBAM << info->stepping);
410 ioaddr->lbah_addr = cmd + (ATA_REG_LBAH << info->stepping);
411 ioaddr->device_addr = cmd + (ATA_REG_DEVICE << info->stepping);
412 ioaddr->status_addr = cmd + (ATA_REG_STATUS << info->stepping);
413 ioaddr->command_addr = cmd + (ATA_REG_CMD << info->stepping);
414
415 ioaddr->ctl_addr = base + info->ctrloffset;
416 ioaddr->altstatus_addr = ioaddr->ctl_addr;
417
418 ata_port_desc(ap, "cmd 0x%lx ctl 0x%lx",
419 info->raw_base + info->dataoffset,
420 info->raw_base + info->ctrloffset);
421
422 if (info->raw_ioc_base)
423 ata_port_desc(ap, "iocbase 0x%lx", info->raw_ioc_base);
424 }
425
426 static int __devinit pata_icside_register_v5(struct pata_icside_info *info)
427 {
428 struct pata_icside_state *state = info->state;
429 void __iomem *base;
430
431 base = ecardm_iomap(info->ec, ECARD_RES_MEMC, 0, 0);
432 if (!base)
433 return -ENOMEM;
434
435 state->irq_port = base;
436
437 info->base = base;
438 info->irqaddr = base + ICS_ARCIN_V5_INTRSTAT;
439 info->irqmask = 1;
440 info->irqops = &pata_icside_ops_arcin_v5;
441 info->nr_ports = 1;
442 info->port[0] = &pata_icside_portinfo_v5;
443
444 info->raw_base = ecard_resource_start(ec, ECARD_RES_MEMC);
445
446 return 0;
447 }
448
449 static int __devinit pata_icside_register_v6(struct pata_icside_info *info)
450 {
451 struct pata_icside_state *state = info->state;
452 struct expansion_card *ec = info->ec;
453 void __iomem *ioc_base, *easi_base;
454 unsigned int sel = 0;
455
456 ioc_base = ecardm_iomap(ec, ECARD_RES_IOCFAST, 0, 0);
457 if (!ioc_base)
458 return -ENOMEM;
459
460 easi_base = ioc_base;
461
462 if (ecard_resource_flags(ec, ECARD_RES_EASI)) {
463 easi_base = ecardm_iomap(ec, ECARD_RES_EASI, 0, 0);
464 if (!easi_base)
465 return -ENOMEM;
466
467 /*
468 * Enable access to the EASI region.
469 */
470 sel = 1 << 5;
471 }
472
473 writeb(sel, ioc_base);
474
475 state->irq_port = easi_base;
476 state->ioc_base = ioc_base;
477 state->port[0].port_sel = sel;
478 state->port[1].port_sel = sel | 1;
479
480 info->base = easi_base;
481 info->irqops = &pata_icside_ops_arcin_v6;
482 info->nr_ports = 2;
483 info->port[0] = &pata_icside_portinfo_v6_1;
484 info->port[1] = &pata_icside_portinfo_v6_2;
485
486 info->raw_base = ecard_resource_start(ec, ECARD_RES_EASI);
487 info->raw_ioc_base = ecard_resource_start(ec, ECARD_RES_IOCFAST);
488
489 return icside_dma_init(info);
490 }
491
492 static int __devinit pata_icside_add_ports(struct pata_icside_info *info)
493 {
494 struct expansion_card *ec = info->ec;
495 struct ata_host *host;
496 int i;
497
498 if (info->irqaddr) {
499 ec->irqaddr = info->irqaddr;
500 ec->irqmask = info->irqmask;
501 }
502 if (info->irqops)
503 ecard_setirq(ec, info->irqops, info->state);
504
505 /*
506 * Be on the safe side - disable interrupts
507 */
508 ec->ops->irqdisable(ec, ec->irq);
509
510 host = ata_host_alloc(&ec->dev, info->nr_ports);
511 if (!host)
512 return -ENOMEM;
513
514 host->private_data = info->state;
515 host->flags = ATA_HOST_SIMPLEX;
516
517 for (i = 0; i < info->nr_ports; i++) {
518 struct ata_port *ap = host->ports[i];
519
520 ap->pio_mask = 0x1f;
521 ap->mwdma_mask = info->mwdma_mask;
522 ap->flags |= ATA_FLAG_SLAVE_POSS;
523 ap->ops = &pata_icside_port_ops;
524
525 pata_icside_setup_ioaddr(ap, info->base, info->port[i]);
526 }
527
528 return ata_host_activate(host, ec->irq, ata_interrupt, 0,
529 &pata_icside_sht);
530 }
531
532 static int __devinit
533 pata_icside_probe(struct expansion_card *ec, const struct ecard_id *id)
534 {
535 struct pata_icside_state *state;
536 struct pata_icside_info info;
537 void __iomem *idmem;
538 int ret;
539
540 ret = ecard_request_resources(ec);
541 if (ret)
542 goto out;
543
544 state = devm_kzalloc(&ec->dev, sizeof(*state), GFP_KERNEL);
545 if (!state) {
546 ret = -ENOMEM;
547 goto release;
548 }
549
550 state->type = ICS_TYPE_NOTYPE;
551 state->dma = NO_DMA;
552
553 idmem = ecardm_iomap(ec, ECARD_RES_IOCFAST, 0, 0);
554 if (idmem) {
555 unsigned int type;
556
557 type = readb(idmem + ICS_IDENT_OFFSET) & 1;
558 type |= (readb(idmem + ICS_IDENT_OFFSET + 4) & 1) << 1;
559 type |= (readb(idmem + ICS_IDENT_OFFSET + 8) & 1) << 2;
560 type |= (readb(idmem + ICS_IDENT_OFFSET + 12) & 1) << 3;
561 ecardm_iounmap(ec, idmem);
562
563 state->type = type;
564 }
565
566 memset(&info, 0, sizeof(info));
567 info.state = state;
568 info.ec = ec;
569
570 switch (state->type) {
571 case ICS_TYPE_A3IN:
572 dev_warn(&ec->dev, "A3IN unsupported\n");
573 ret = -ENODEV;
574 break;
575
576 case ICS_TYPE_A3USER:
577 dev_warn(&ec->dev, "A3USER unsupported\n");
578 ret = -ENODEV;
579 break;
580
581 case ICS_TYPE_V5:
582 ret = pata_icside_register_v5(&info);
583 break;
584
585 case ICS_TYPE_V6:
586 ret = pata_icside_register_v6(&info);
587 break;
588
589 default:
590 dev_warn(&ec->dev, "unknown interface type\n");
591 ret = -ENODEV;
592 break;
593 }
594
595 if (ret == 0)
596 ret = pata_icside_add_ports(&info);
597
598 if (ret == 0)
599 goto out;
600
601 release:
602 ecard_release_resources(ec);
603 out:
604 return ret;
605 }
606
607 static void pata_icside_shutdown(struct expansion_card *ec)
608 {
609 struct ata_host *host = ecard_get_drvdata(ec);
610 unsigned long flags;
611
612 /*
613 * Disable interrupts from this card. We need to do
614 * this before disabling EASI since we may be accessing
615 * this register via that region.
616 */
617 local_irq_save(flags);
618 ec->ops->irqdisable(ec, ec->irq);
619 local_irq_restore(flags);
620
621 /*
622 * Reset the ROM pointer so that we can read the ROM
623 * after a soft reboot. This also disables access to
624 * the IDE taskfile via the EASI region.
625 */
626 if (host) {
627 struct pata_icside_state *state = host->private_data;
628 if (state->ioc_base)
629 writeb(0, state->ioc_base);
630 }
631 }
632
633 static void __devexit pata_icside_remove(struct expansion_card *ec)
634 {
635 struct ata_host *host = ecard_get_drvdata(ec);
636 struct pata_icside_state *state = host->private_data;
637
638 ata_host_detach(host);
639
640 pata_icside_shutdown(ec);
641
642 /*
643 * don't NULL out the drvdata - devres/libata wants it
644 * to free the ata_host structure.
645 */
646 if (state->dma != NO_DMA)
647 free_dma(state->dma);
648
649 ecard_release_resources(ec);
650 }
651
652 static const struct ecard_id pata_icside_ids[] = {
653 { MANU_ICS, PROD_ICS_IDE },
654 { MANU_ICS2, PROD_ICS2_IDE },
655 { 0xffff, 0xffff }
656 };
657
658 static struct ecard_driver pata_icside_driver = {
659 .probe = pata_icside_probe,
660 .remove = __devexit_p(pata_icside_remove),
661 .shutdown = pata_icside_shutdown,
662 .id_table = pata_icside_ids,
663 .drv = {
664 .name = DRV_NAME,
665 },
666 };
667
668 static int __init pata_icside_init(void)
669 {
670 return ecard_register_driver(&pata_icside_driver);
671 }
672
673 static void __exit pata_icside_exit(void)
674 {
675 ecard_remove_driver(&pata_icside_driver);
676 }
677
678 MODULE_AUTHOR("Russell King <rmk@arm.linux.org.uk>");
679 MODULE_LICENSE("GPL");
680 MODULE_DESCRIPTION("ICS PATA driver");
681
682 module_init(pata_icside_init);
683 module_exit(pata_icside_exit);
Verdex Pro support