[CONNECTOR]: Update documentation to match reality.
[linux-2.6/verdex.git] / include / asm-sparc / winmacro.h
blob557257eef3f947b0f2d60bee5267a0bd8e9f05d0
1 /* $Id: winmacro.h,v 1.22 2000/05/09 17:40:15 davem Exp $
2 * winmacro.h: Window loading-unloading macros.
4 * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
5 */
7 #ifndef _SPARC_WINMACRO_H
8 #define _SPARC_WINMACRO_H
10 #include <linux/config.h>
11 #include <asm/ptrace.h>
13 /* Store the register window onto the 8-byte aligned area starting
14 * at %reg. It might be %sp, it might not, we don't care.
16 #define STORE_WINDOW(reg) \
17 std %l0, [%reg + RW_L0]; \
18 std %l2, [%reg + RW_L2]; \
19 std %l4, [%reg + RW_L4]; \
20 std %l6, [%reg + RW_L6]; \
21 std %i0, [%reg + RW_I0]; \
22 std %i2, [%reg + RW_I2]; \
23 std %i4, [%reg + RW_I4]; \
24 std %i6, [%reg + RW_I6];
26 /* Load a register window from the area beginning at %reg. */
27 #define LOAD_WINDOW(reg) \
28 ldd [%reg + RW_L0], %l0; \
29 ldd [%reg + RW_L2], %l2; \
30 ldd [%reg + RW_L4], %l4; \
31 ldd [%reg + RW_L6], %l6; \
32 ldd [%reg + RW_I0], %i0; \
33 ldd [%reg + RW_I2], %i2; \
34 ldd [%reg + RW_I4], %i4; \
35 ldd [%reg + RW_I6], %i6;
37 /* Loading and storing struct pt_reg trap frames. */
38 #define LOAD_PT_INS(base_reg) \
39 ldd [%base_reg + STACKFRAME_SZ + PT_I0], %i0; \
40 ldd [%base_reg + STACKFRAME_SZ + PT_I2], %i2; \
41 ldd [%base_reg + STACKFRAME_SZ + PT_I4], %i4; \
42 ldd [%base_reg + STACKFRAME_SZ + PT_I6], %i6;
44 #define LOAD_PT_GLOBALS(base_reg) \
45 ld [%base_reg + STACKFRAME_SZ + PT_G1], %g1; \
46 ldd [%base_reg + STACKFRAME_SZ + PT_G2], %g2; \
47 ldd [%base_reg + STACKFRAME_SZ + PT_G4], %g4; \
48 ldd [%base_reg + STACKFRAME_SZ + PT_G6], %g6;
50 #define LOAD_PT_YREG(base_reg, scratch) \
51 ld [%base_reg + STACKFRAME_SZ + PT_Y], %scratch; \
52 wr %scratch, 0x0, %y;
54 #define LOAD_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc) \
55 ld [%base_reg + STACKFRAME_SZ + PT_PSR], %pt_psr; \
56 ld [%base_reg + STACKFRAME_SZ + PT_PC], %pt_pc; \
57 ld [%base_reg + STACKFRAME_SZ + PT_NPC], %pt_npc;
59 #define LOAD_PT_ALL(base_reg, pt_psr, pt_pc, pt_npc, scratch) \
60 LOAD_PT_YREG(base_reg, scratch) \
61 LOAD_PT_INS(base_reg) \
62 LOAD_PT_GLOBALS(base_reg) \
63 LOAD_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc)
65 #define STORE_PT_INS(base_reg) \
66 std %i0, [%base_reg + STACKFRAME_SZ + PT_I0]; \
67 std %i2, [%base_reg + STACKFRAME_SZ + PT_I2]; \
68 std %i4, [%base_reg + STACKFRAME_SZ + PT_I4]; \
69 std %i6, [%base_reg + STACKFRAME_SZ + PT_I6];
71 #define STORE_PT_GLOBALS(base_reg) \
72 st %g1, [%base_reg + STACKFRAME_SZ + PT_G1]; \
73 std %g2, [%base_reg + STACKFRAME_SZ + PT_G2]; \
74 std %g4, [%base_reg + STACKFRAME_SZ + PT_G4]; \
75 std %g6, [%base_reg + STACKFRAME_SZ + PT_G6];
77 #define STORE_PT_YREG(base_reg, scratch) \
78 rd %y, %scratch; \
79 st %scratch, [%base_reg + STACKFRAME_SZ + PT_Y];
81 #define STORE_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc) \
82 st %pt_psr, [%base_reg + STACKFRAME_SZ + PT_PSR]; \
83 st %pt_pc, [%base_reg + STACKFRAME_SZ + PT_PC]; \
84 st %pt_npc, [%base_reg + STACKFRAME_SZ + PT_NPC];
86 #define STORE_PT_ALL(base_reg, reg_psr, reg_pc, reg_npc, g_scratch) \
87 STORE_PT_PRIV(base_reg, reg_psr, reg_pc, reg_npc) \
88 STORE_PT_GLOBALS(base_reg) \
89 STORE_PT_YREG(base_reg, g_scratch) \
90 STORE_PT_INS(base_reg)
92 #define SAVE_BOLIXED_USER_STACK(cur_reg, scratch) \
93 ld [%cur_reg + TI_W_SAVED], %scratch; \
94 sll %scratch, 2, %scratch; \
95 add %scratch, %cur_reg, %scratch; \
96 st %sp, [%scratch + TI_RWIN_SPTRS]; \
97 sub %scratch, %cur_reg, %scratch; \
98 sll %scratch, 4, %scratch; \
99 add %scratch, %cur_reg, %scratch; \
100 STORE_WINDOW(scratch + TI_REG_WINDOW); \
101 sub %scratch, %cur_reg, %scratch; \
102 srl %scratch, 6, %scratch; \
103 add %scratch, 1, %scratch; \
104 st %scratch, [%cur_reg + TI_W_SAVED];
106 #ifdef CONFIG_SMP
107 #define LOAD_CURRENT4M(dest_reg, idreg) \
108 rd %tbr, %idreg; \
109 sethi %hi(current_set), %dest_reg; \
110 srl %idreg, 10, %idreg; \
111 or %dest_reg, %lo(current_set), %dest_reg; \
112 and %idreg, 0xc, %idreg; \
113 ld [%idreg + %dest_reg], %dest_reg;
115 #define LOAD_CURRENT4D(dest_reg, idreg) \
116 lda [%g0] ASI_M_VIKING_TMP1, %idreg; \
117 sethi %hi(C_LABEL(current_set)), %dest_reg; \
118 sll %idreg, 2, %idreg; \
119 or %dest_reg, %lo(C_LABEL(current_set)), %dest_reg; \
120 ld [%idreg + %dest_reg], %dest_reg;
122 /* Blackbox - take care with this... - check smp4m and smp4d before changing this. */
123 #define LOAD_CURRENT(dest_reg, idreg) \
124 sethi %hi(___b_load_current), %idreg; \
125 sethi %hi(current_set), %dest_reg; \
126 sethi %hi(boot_cpu_id4), %idreg; \
127 or %dest_reg, %lo(current_set), %dest_reg; \
128 ldub [%idreg + %lo(boot_cpu_id4)], %idreg; \
129 ld [%idreg + %dest_reg], %dest_reg;
130 #else
131 #define LOAD_CURRENT(dest_reg, idreg) \
132 sethi %hi(current_set), %idreg; \
133 ld [%idreg + %lo(current_set)], %dest_reg;
134 #endif
136 #endif /* !(_SPARC_WINMACRO_H) */