include/acpi/actbl1.h

   1 /******************************************************************************
   2  *
   3  * Name: actbl1.h - ACPI 1.0 tables
   4  *
   5  *****************************************************************************/
   6
   7 /*
   8  * Copyright (C) 2000 - 2005, R. Byron Moore
   9  * All rights reserved.
  10  *
  11  * Redistribution and use in source and binary forms, with or without
  12  * modification, are permitted provided that the following conditions
  13  * are met:
  14  * 1. Redistributions of source code must retain the above copyright
  15  *    notice, this list of conditions, and the following disclaimer,
  16  *    without modification.
  17  * 2. Redistributions in binary form must reproduce at minimum a disclaimer
  18  *    substantially similar to the "NO WARRANTY" disclaimer below
  19  *    ("Disclaimer") and any redistribution must be conditioned upon
  20  *    including a substantially similar Disclaimer requirement for further
  21  *    binary redistribution.
  22  * 3. Neither the names of the above-listed copyright holders nor the names
  23  *    of any contributors may be used to endorse or promote products derived
  24  *    from this software without specific prior written permission.
  25  *
  26  * Alternatively, this software may be distributed under the terms of the
  27  * GNU General Public License ("GPL") version 2 as published by the Free
  28  * Software Foundation.
  29  *
  30  * NO WARRANTY
  31  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  32  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  33  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
  34  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  35  * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  37  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  38  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  39  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  40  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41  * POSSIBILITY OF SUCH DAMAGES.
  42  */
  43
  44 #ifndef __ACTBL1_H__
  45 #define __ACTBL1_H__
  46
  47 #pragma pack(1)
  48
  49 /*
  50  * ACPI 1.0 Root System Description Table (RSDT)
  51  */
  52 struct rsdt_descriptor_rev1
  53 {
  54         ACPI_TABLE_HEADER_DEF                           /* ACPI common table header */
  55         u32                             table_offset_entry [1]; /* Array of pointers to other */
  56                          /* ACPI tables */
  57 };
  58
  59
  60 /*
  61  * ACPI 1.0 Firmware ACPI Control Structure (FACS)
  62  */
  63 struct facs_descriptor_rev1
  64 {
  65         char                            signature[4];           /* ACPI Signature */
  66         u32                             length;                 /* Length of structure, in bytes */
  67         u32                             hardware_signature;     /* Hardware configuration signature */
  68         u32                             firmware_waking_vector; /* ACPI OS waking vector */
  69         u32                             global_lock;            /* Global Lock */
  70         u32                             S4bios_f        : 1;    /* Indicates if S4BIOS support is present */
  71         u32                             reserved1       : 31;   /* Must be 0 */
  72         u8                              resverved3 [40];        /* Reserved - must be zero */
  73 };
  74
  75
  76 /*
  77  * ACPI 1.0 Fixed ACPI Description Table (FADT)
  78  */
  79 struct fadt_descriptor_rev1
  80 {
  81         ACPI_TABLE_HEADER_DEF                           /* ACPI common table header */
  82         u32                             firmware_ctrl;          /* Physical address of FACS */
  83         u32                             dsdt;                   /* Physical address of DSDT */
  84         u8                              model;                  /* System Interrupt Model */
  85         u8                              reserved1;              /* Reserved */
  86         u16                             sci_int;                /* System vector of SCI interrupt */
  87         u32                             smi_cmd;                /* Port address of SMI command port */
  88         u8                              acpi_enable;            /* Value to write to smi_cmd to enable ACPI */
  89         u8                              acpi_disable;           /* Value to write to smi_cmd to disable ACPI */
  90         u8                              S4bios_req;             /* Value to write to SMI CMD to enter S4BIOS state */
  91         u8                              reserved2;              /* Reserved - must be zero */
  92         u32                             pm1a_evt_blk;           /* Port address of Power Mgt 1a acpi_event Reg Blk */
  93         u32                             pm1b_evt_blk;           /* Port address of Power Mgt 1b acpi_event Reg Blk */
  94         u32                             pm1a_cnt_blk;           /* Port address of Power Mgt 1a Control Reg Blk */
  95         u32                             pm1b_cnt_blk;           /* Port address of Power Mgt 1b Control Reg Blk */
  96         u32                             pm2_cnt_blk;            /* Port address of Power Mgt 2 Control Reg Blk */
  97         u32                             pm_tmr_blk;             /* Port address of Power Mgt Timer Ctrl Reg Blk */
  98         u32                             gpe0_blk;               /* Port addr of General Purpose acpi_event 0 Reg Blk */
  99         u32                             gpe1_blk;               /* Port addr of General Purpose acpi_event 1 Reg Blk */
 100         u8                              pm1_evt_len;            /* Byte length of ports at pm1_x_evt_blk */
 101         u8                              pm1_cnt_len;            /* Byte length of ports at pm1_x_cnt_blk */
 102         u8                              pm2_cnt_len;            /* Byte Length of ports at pm2_cnt_blk */
 103         u8                              pm_tm_len;              /* Byte Length of ports at pm_tm_blk */
 104         u8                              gpe0_blk_len;           /* Byte Length of ports at gpe0_blk */
 105         u8                              gpe1_blk_len;           /* Byte Length of ports at gpe1_blk */
 106         u8                              gpe1_base;              /* Offset in gpe model where gpe1 events start */
 107         u8                              reserved3;              /* Reserved */
 108         u16                             plvl2_lat;              /* Worst case HW latency to enter/exit C2 state */
 109         u16                             plvl3_lat;              /* Worst case HW latency to enter/exit C3 state */
 110         u16                             flush_size;             /* Size of area read to flush caches */
 111         u16                             flush_stride;           /* Stride used in flushing caches */
 112         u8                              duty_offset;            /* Bit location of duty cycle field in p_cnt reg */
 113         u8                              duty_width;             /* Bit width of duty cycle field in p_cnt reg */
 114         u8                              day_alrm;               /* Index to day-of-month alarm in RTC CMOS RAM */
 115         u8                              mon_alrm;               /* Index to month-of-year alarm in RTC CMOS RAM */
 116         u8                              century;                /* Index to century in RTC CMOS RAM */
 117         u8                              reserved4;              /* Reserved */
 118         u8                              reserved4a;             /* Reserved */
 119         u8                              reserved4b;             /* Reserved */
 120         u32                             wb_invd         : 1;    /* The wbinvd instruction works properly */
 121         u32                             wb_invd_flush   : 1;    /* The wbinvd flushes but does not invalidate */
 122         u32                             proc_c1         : 1;    /* All processors support C1 state */
 123         u32                             plvl2_up        : 1;    /* C2 state works on MP system */
 124         u32                             pwr_button      : 1;    /* Power button is handled as a generic feature */
 125         u32                             sleep_button    : 1;    /* Sleep button is handled as a generic feature, or not present */
 126         u32                             fixed_rTC       : 1;    /* RTC wakeup stat not in fixed register space */
 127         u32                             rtcs4           : 1;    /* RTC wakeup stat not possible from S4 */
 128         u32                             tmr_val_ext     : 1;    /* The tmr_val width is 32 bits (0 = 24 bits) */
 129         u32                             reserved5       : 23;   /* Reserved - must be zero */
 130 };
 131
 132 #pragma pack()
 133
 134 #endif /* __ACTBL1_H__ */
 135
 136