2 * Copyright (c) 2003-2012 Broadcom Corporation
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the Broadcom
11 * Redistribution and use in source and binary forms, with or without
12 * modification, are permitted provided that the following conditions
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in
19 * the documentation and/or other materials provided with the
22 * THIS SOFTWARE IS PROVIDED BY BROADCOM ``AS IS'' AND ANY EXPRESS OR
23 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
24 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL BROADCOM OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
27 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
28 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
29 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
30 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
31 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
32 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 #ifndef __NLM_HAL_USB_H__
36 #define __NLM_HAL_USB_H__
38 #define USB_CTL_0 0x01
39 #define USB_PHY_0 0x0A
40 #define USB_PHY_RESET 0x01
41 #define USB_PHY_PORT_RESET_0 0x10
42 #define USB_PHY_PORT_RESET_1 0x20
43 #define USB_CONTROLLER_RESET 0x01
44 #define USB_INT_STATUS 0x0E
45 #define USB_INT_EN 0x0F
46 #define USB_PHY_INTERRUPT_EN 0x01
47 #define USB_OHCI_INTERRUPT_EN 0x02
48 #define USB_OHCI_INTERRUPT1_EN 0x04
49 #define USB_OHCI_INTERRUPT2_EN 0x08
50 #define USB_CTRL_INTERRUPT_EN 0x10
54 #define nlm_read_usb_reg(b, r) nlm_read_reg(b, r)
55 #define nlm_write_usb_reg(b, r, v) nlm_write_reg(b, r, v)
56 #define nlm_get_usb_pcibase(node, inst) \
57 nlm_pcicfg_base(XLP_IO_USB_OFFSET(node, inst))
58 #define nlm_get_usb_hcd_base(node, inst) \
59 nlm_xkphys_map_pcibar0(nlm_get_usb_pcibase(node, inst))
60 #define nlm_get_usb_regbase(node, inst) \
61 (nlm_get_usb_pcibase(node, inst) + XLP_IO_PCI_HDRSZ)
64 #endif /* __NLM_HAL_USB_H__ */