1 /***************************************************************************
3 * Copyright (C) 2007-2010 SMSC
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19 *****************************************************************************/
21 #include <linux/module.h>
22 #include <linux/kmod.h>
23 #include <linux/init.h>
24 #include <linux/netdevice.h>
25 #include <linux/etherdevice.h>
26 #include <linux/ethtool.h>
27 #include <linux/mii.h>
28 #include <linux/usb.h>
29 #include <linux/crc32.h>
30 #include <linux/usb/usbnet.h>
31 #include <linux/slab.h>
34 #define SMSC_CHIPNAME "smsc75xx"
35 #define SMSC_DRIVER_VERSION "1.0.0"
36 #define HS_USB_PKT_SIZE (512)
37 #define FS_USB_PKT_SIZE (64)
38 #define DEFAULT_HS_BURST_CAP_SIZE (16 * 1024 + 5 * HS_USB_PKT_SIZE)
39 #define DEFAULT_FS_BURST_CAP_SIZE (6 * 1024 + 33 * FS_USB_PKT_SIZE)
40 #define DEFAULT_BULK_IN_DELAY (0x00002000)
41 #define MAX_SINGLE_PACKET_SIZE (9000)
42 #define LAN75XX_EEPROM_MAGIC (0x7500)
43 #define EEPROM_MAC_OFFSET (0x01)
44 #define DEFAULT_TX_CSUM_ENABLE (true)
45 #define DEFAULT_RX_CSUM_ENABLE (true)
46 #define DEFAULT_TSO_ENABLE (true)
47 #define SMSC75XX_INTERNAL_PHY_ID (1)
48 #define SMSC75XX_TX_OVERHEAD (8)
49 #define MAX_RX_FIFO_SIZE (20 * 1024)
50 #define MAX_TX_FIFO_SIZE (12 * 1024)
51 #define USB_VENDOR_ID_SMSC (0x0424)
52 #define USB_PRODUCT_ID_LAN7500 (0x7500)
53 #define USB_PRODUCT_ID_LAN7505 (0x7505)
55 #define check_warn(ret, fmt, args...) \
56 ({ if (ret < 0) netdev_warn(dev->net, fmt, ##args); })
58 #define check_warn_return(ret, fmt, args...) \
59 ({ if (ret < 0) { netdev_warn(dev->net, fmt, ##args); return ret; } })
61 #define check_warn_goto_done(ret, fmt, args...) \
62 ({ if (ret < 0) { netdev_warn(dev->net, fmt, ##args); goto done; } })
64 struct smsc75xx_priv
{
67 u32 multicast_hash_table
[DP_SEL_VHF_HASH_LEN
];
68 struct mutex dataport_mutex
;
69 spinlock_t rfe_ctl_lock
;
70 struct work_struct set_multicast
;
74 struct usb_ctrlrequest req
;
78 static int turbo_mode
= true;
79 module_param(turbo_mode
, bool, 0644);
80 MODULE_PARM_DESC(turbo_mode
, "Enable multiple frames per Rx transaction");
82 static int __must_check
smsc75xx_read_reg(struct usbnet
*dev
, u32 index
,
85 u32
*buf
= kmalloc(4, GFP_KERNEL
);
93 ret
= usb_control_msg(dev
->udev
, usb_rcvctrlpipe(dev
->udev
, 0),
94 USB_VENDOR_REQUEST_READ_REGISTER
,
95 USB_DIR_IN
| USB_TYPE_VENDOR
| USB_RECIP_DEVICE
,
96 00, index
, buf
, 4, USB_CTRL_GET_TIMEOUT
);
98 if (unlikely(ret
< 0))
100 "Failed to read register index 0x%08x", index
);
109 static int __must_check
smsc75xx_write_reg(struct usbnet
*dev
, u32 index
,
112 u32
*buf
= kmalloc(4, GFP_KERNEL
);
123 ret
= usb_control_msg(dev
->udev
, usb_sndctrlpipe(dev
->udev
, 0),
124 USB_VENDOR_REQUEST_WRITE_REGISTER
,
125 USB_DIR_OUT
| USB_TYPE_VENDOR
| USB_RECIP_DEVICE
,
126 00, index
, buf
, 4, USB_CTRL_SET_TIMEOUT
);
128 if (unlikely(ret
< 0))
129 netdev_warn(dev
->net
,
130 "Failed to write register index 0x%08x", index
);
137 /* Loop until the read is completed with timeout
138 * called with phy_mutex held */
139 static int smsc75xx_phy_wait_not_busy(struct usbnet
*dev
)
141 unsigned long start_time
= jiffies
;
146 ret
= smsc75xx_read_reg(dev
, MII_ACCESS
, &val
);
147 check_warn_return(ret
, "Error reading MII_ACCESS");
149 if (!(val
& MII_ACCESS_BUSY
))
151 } while (!time_after(jiffies
, start_time
+ HZ
));
156 static int smsc75xx_mdio_read(struct net_device
*netdev
, int phy_id
, int idx
)
158 struct usbnet
*dev
= netdev_priv(netdev
);
162 mutex_lock(&dev
->phy_mutex
);
164 /* confirm MII not busy */
165 ret
= smsc75xx_phy_wait_not_busy(dev
);
166 check_warn_goto_done(ret
, "MII is busy in smsc75xx_mdio_read");
168 /* set the address, index & direction (read from PHY) */
169 phy_id
&= dev
->mii
.phy_id_mask
;
170 idx
&= dev
->mii
.reg_num_mask
;
171 addr
= ((phy_id
<< MII_ACCESS_PHY_ADDR_SHIFT
) & MII_ACCESS_PHY_ADDR
)
172 | ((idx
<< MII_ACCESS_REG_ADDR_SHIFT
) & MII_ACCESS_REG_ADDR
)
174 ret
= smsc75xx_write_reg(dev
, MII_ACCESS
, addr
);
175 check_warn_goto_done(ret
, "Error writing MII_ACCESS");
177 ret
= smsc75xx_phy_wait_not_busy(dev
);
178 check_warn_goto_done(ret
, "Timed out reading MII reg %02X", idx
);
180 ret
= smsc75xx_read_reg(dev
, MII_DATA
, &val
);
181 check_warn_goto_done(ret
, "Error reading MII_DATA");
183 ret
= (u16
)(val
& 0xFFFF);
186 mutex_unlock(&dev
->phy_mutex
);
190 static void smsc75xx_mdio_write(struct net_device
*netdev
, int phy_id
, int idx
,
193 struct usbnet
*dev
= netdev_priv(netdev
);
197 mutex_lock(&dev
->phy_mutex
);
199 /* confirm MII not busy */
200 ret
= smsc75xx_phy_wait_not_busy(dev
);
201 check_warn_goto_done(ret
, "MII is busy in smsc75xx_mdio_write");
204 ret
= smsc75xx_write_reg(dev
, MII_DATA
, val
);
205 check_warn_goto_done(ret
, "Error writing MII_DATA");
207 /* set the address, index & direction (write to PHY) */
208 phy_id
&= dev
->mii
.phy_id_mask
;
209 idx
&= dev
->mii
.reg_num_mask
;
210 addr
= ((phy_id
<< MII_ACCESS_PHY_ADDR_SHIFT
) & MII_ACCESS_PHY_ADDR
)
211 | ((idx
<< MII_ACCESS_REG_ADDR_SHIFT
) & MII_ACCESS_REG_ADDR
)
213 ret
= smsc75xx_write_reg(dev
, MII_ACCESS
, addr
);
214 check_warn_goto_done(ret
, "Error writing MII_ACCESS");
216 ret
= smsc75xx_phy_wait_not_busy(dev
);
217 check_warn_goto_done(ret
, "Timed out writing MII reg %02X", idx
);
220 mutex_unlock(&dev
->phy_mutex
);
223 static int smsc75xx_wait_eeprom(struct usbnet
*dev
)
225 unsigned long start_time
= jiffies
;
230 ret
= smsc75xx_read_reg(dev
, E2P_CMD
, &val
);
231 check_warn_return(ret
, "Error reading E2P_CMD");
233 if (!(val
& E2P_CMD_BUSY
) || (val
& E2P_CMD_TIMEOUT
))
236 } while (!time_after(jiffies
, start_time
+ HZ
));
238 if (val
& (E2P_CMD_TIMEOUT
| E2P_CMD_BUSY
)) {
239 netdev_warn(dev
->net
, "EEPROM read operation timeout");
246 static int smsc75xx_eeprom_confirm_not_busy(struct usbnet
*dev
)
248 unsigned long start_time
= jiffies
;
253 ret
= smsc75xx_read_reg(dev
, E2P_CMD
, &val
);
254 check_warn_return(ret
, "Error reading E2P_CMD");
256 if (!(val
& E2P_CMD_BUSY
))
260 } while (!time_after(jiffies
, start_time
+ HZ
));
262 netdev_warn(dev
->net
, "EEPROM is busy");
266 static int smsc75xx_read_eeprom(struct usbnet
*dev
, u32 offset
, u32 length
,
275 ret
= smsc75xx_eeprom_confirm_not_busy(dev
);
279 for (i
= 0; i
< length
; i
++) {
280 val
= E2P_CMD_BUSY
| E2P_CMD_READ
| (offset
& E2P_CMD_ADDR
);
281 ret
= smsc75xx_write_reg(dev
, E2P_CMD
, val
);
282 check_warn_return(ret
, "Error writing E2P_CMD");
284 ret
= smsc75xx_wait_eeprom(dev
);
288 ret
= smsc75xx_read_reg(dev
, E2P_DATA
, &val
);
289 check_warn_return(ret
, "Error reading E2P_DATA");
291 data
[i
] = val
& 0xFF;
298 static int smsc75xx_write_eeprom(struct usbnet
*dev
, u32 offset
, u32 length
,
307 ret
= smsc75xx_eeprom_confirm_not_busy(dev
);
311 /* Issue write/erase enable command */
312 val
= E2P_CMD_BUSY
| E2P_CMD_EWEN
;
313 ret
= smsc75xx_write_reg(dev
, E2P_CMD
, val
);
314 check_warn_return(ret
, "Error writing E2P_CMD");
316 ret
= smsc75xx_wait_eeprom(dev
);
320 for (i
= 0; i
< length
; i
++) {
322 /* Fill data register */
324 ret
= smsc75xx_write_reg(dev
, E2P_DATA
, val
);
325 check_warn_return(ret
, "Error writing E2P_DATA");
327 /* Send "write" command */
328 val
= E2P_CMD_BUSY
| E2P_CMD_WRITE
| (offset
& E2P_CMD_ADDR
);
329 ret
= smsc75xx_write_reg(dev
, E2P_CMD
, val
);
330 check_warn_return(ret
, "Error writing E2P_CMD");
332 ret
= smsc75xx_wait_eeprom(dev
);
342 static int smsc75xx_dataport_wait_not_busy(struct usbnet
*dev
)
346 for (i
= 0; i
< 100; i
++) {
348 ret
= smsc75xx_read_reg(dev
, DP_SEL
, &dp_sel
);
349 check_warn_return(ret
, "Error reading DP_SEL");
351 if (dp_sel
& DP_SEL_DPRDY
)
357 netdev_warn(dev
->net
, "smsc75xx_dataport_wait_not_busy timed out");
362 static int smsc75xx_dataport_write(struct usbnet
*dev
, u32 ram_select
, u32 addr
,
363 u32 length
, u32
*buf
)
365 struct smsc75xx_priv
*pdata
= (struct smsc75xx_priv
*)(dev
->data
[0]);
369 mutex_lock(&pdata
->dataport_mutex
);
371 ret
= smsc75xx_dataport_wait_not_busy(dev
);
372 check_warn_goto_done(ret
, "smsc75xx_dataport_write busy on entry");
374 ret
= smsc75xx_read_reg(dev
, DP_SEL
, &dp_sel
);
375 check_warn_goto_done(ret
, "Error reading DP_SEL");
377 dp_sel
&= ~DP_SEL_RSEL
;
378 dp_sel
|= ram_select
;
379 ret
= smsc75xx_write_reg(dev
, DP_SEL
, dp_sel
);
380 check_warn_goto_done(ret
, "Error writing DP_SEL");
382 for (i
= 0; i
< length
; i
++) {
383 ret
= smsc75xx_write_reg(dev
, DP_ADDR
, addr
+ i
);
384 check_warn_goto_done(ret
, "Error writing DP_ADDR");
386 ret
= smsc75xx_write_reg(dev
, DP_DATA
, buf
[i
]);
387 check_warn_goto_done(ret
, "Error writing DP_DATA");
389 ret
= smsc75xx_write_reg(dev
, DP_CMD
, DP_CMD_WRITE
);
390 check_warn_goto_done(ret
, "Error writing DP_CMD");
392 ret
= smsc75xx_dataport_wait_not_busy(dev
);
393 check_warn_goto_done(ret
, "smsc75xx_dataport_write timeout");
397 mutex_unlock(&pdata
->dataport_mutex
);
401 /* returns hash bit number for given MAC address */
402 static u32
smsc75xx_hash(char addr
[ETH_ALEN
])
404 return (ether_crc(ETH_ALEN
, addr
) >> 23) & 0x1ff;
407 static void smsc75xx_deferred_multicast_write(struct work_struct
*param
)
409 struct smsc75xx_priv
*pdata
=
410 container_of(param
, struct smsc75xx_priv
, set_multicast
);
411 struct usbnet
*dev
= pdata
->dev
;
414 netif_dbg(dev
, drv
, dev
->net
, "deferred multicast write 0x%08x",
417 smsc75xx_dataport_write(dev
, DP_SEL_VHF
, DP_SEL_VHF_VLAN_LEN
,
418 DP_SEL_VHF_HASH_LEN
, pdata
->multicast_hash_table
);
420 ret
= smsc75xx_write_reg(dev
, RFE_CTL
, pdata
->rfe_ctl
);
421 check_warn(ret
, "Error writing RFE_CRL");
424 static void smsc75xx_set_multicast(struct net_device
*netdev
)
426 struct usbnet
*dev
= netdev_priv(netdev
);
427 struct smsc75xx_priv
*pdata
= (struct smsc75xx_priv
*)(dev
->data
[0]);
431 spin_lock_irqsave(&pdata
->rfe_ctl_lock
, flags
);
434 ~(RFE_CTL_AU
| RFE_CTL_AM
| RFE_CTL_DPF
| RFE_CTL_MHF
);
435 pdata
->rfe_ctl
|= RFE_CTL_AB
;
437 for (i
= 0; i
< DP_SEL_VHF_HASH_LEN
; i
++)
438 pdata
->multicast_hash_table
[i
] = 0;
440 if (dev
->net
->flags
& IFF_PROMISC
) {
441 netif_dbg(dev
, drv
, dev
->net
, "promiscuous mode enabled");
442 pdata
->rfe_ctl
|= RFE_CTL_AM
| RFE_CTL_AU
;
443 } else if (dev
->net
->flags
& IFF_ALLMULTI
) {
444 netif_dbg(dev
, drv
, dev
->net
, "receive all multicast enabled");
445 pdata
->rfe_ctl
|= RFE_CTL_AM
| RFE_CTL_DPF
;
446 } else if (!netdev_mc_empty(dev
->net
)) {
447 struct netdev_hw_addr
*ha
;
449 netif_dbg(dev
, drv
, dev
->net
, "receive multicast hash filter");
451 pdata
->rfe_ctl
|= RFE_CTL_MHF
| RFE_CTL_DPF
;
453 netdev_for_each_mc_addr(ha
, netdev
) {
454 u32 bitnum
= smsc75xx_hash(ha
->addr
);
455 pdata
->multicast_hash_table
[bitnum
/ 32] |=
456 (1 << (bitnum
% 32));
459 netif_dbg(dev
, drv
, dev
->net
, "receive own packets only");
460 pdata
->rfe_ctl
|= RFE_CTL_DPF
;
463 spin_unlock_irqrestore(&pdata
->rfe_ctl_lock
, flags
);
465 /* defer register writes to a sleepable context */
466 schedule_work(&pdata
->set_multicast
);
469 static int smsc75xx_update_flowcontrol(struct usbnet
*dev
, u8 duplex
,
470 u16 lcladv
, u16 rmtadv
)
472 u32 flow
= 0, fct_flow
= 0;
475 if (duplex
== DUPLEX_FULL
) {
476 u8 cap
= mii_resolve_flowctrl_fdx(lcladv
, rmtadv
);
478 if (cap
& FLOW_CTRL_TX
) {
479 flow
= (FLOW_TX_FCEN
| 0xFFFF);
480 /* set fct_flow thresholds to 20% and 80% */
481 fct_flow
= (8 << 8) | 32;
484 if (cap
& FLOW_CTRL_RX
)
485 flow
|= FLOW_RX_FCEN
;
487 netif_dbg(dev
, link
, dev
->net
, "rx pause %s, tx pause %s",
488 (cap
& FLOW_CTRL_RX
? "enabled" : "disabled"),
489 (cap
& FLOW_CTRL_TX
? "enabled" : "disabled"));
491 netif_dbg(dev
, link
, dev
->net
, "half duplex");
494 ret
= smsc75xx_write_reg(dev
, FLOW
, flow
);
495 check_warn_return(ret
, "Error writing FLOW");
497 ret
= smsc75xx_write_reg(dev
, FCT_FLOW
, fct_flow
);
498 check_warn_return(ret
, "Error writing FCT_FLOW");
503 static int smsc75xx_link_reset(struct usbnet
*dev
)
505 struct mii_if_info
*mii
= &dev
->mii
;
506 struct ethtool_cmd ecmd
= { .cmd
= ETHTOOL_GSET
};
510 /* clear interrupt status */
511 ret
= smsc75xx_mdio_read(dev
->net
, mii
->phy_id
, PHY_INT_SRC
);
512 check_warn_return(ret
, "Error reading PHY_INT_SRC");
514 ret
= smsc75xx_write_reg(dev
, INT_STS
, INT_STS_CLEAR_ALL
);
515 check_warn_return(ret
, "Error writing INT_STS");
517 mii_check_media(mii
, 1, 1);
518 mii_ethtool_gset(&dev
->mii
, &ecmd
);
519 lcladv
= smsc75xx_mdio_read(dev
->net
, mii
->phy_id
, MII_ADVERTISE
);
520 rmtadv
= smsc75xx_mdio_read(dev
->net
, mii
->phy_id
, MII_LPA
);
522 netif_dbg(dev
, link
, dev
->net
, "speed: %u duplex: %d lcladv: %04x"
523 " rmtadv: %04x", ethtool_cmd_speed(&ecmd
),
524 ecmd
.duplex
, lcladv
, rmtadv
);
526 return smsc75xx_update_flowcontrol(dev
, ecmd
.duplex
, lcladv
, rmtadv
);
529 static void smsc75xx_status(struct usbnet
*dev
, struct urb
*urb
)
533 if (urb
->actual_length
!= 4) {
534 netdev_warn(dev
->net
,
535 "unexpected urb length %d", urb
->actual_length
);
539 memcpy(&intdata
, urb
->transfer_buffer
, 4);
540 le32_to_cpus(&intdata
);
542 netif_dbg(dev
, link
, dev
->net
, "intdata: 0x%08X", intdata
);
544 if (intdata
& INT_ENP_PHY_INT
)
545 usbnet_defer_kevent(dev
, EVENT_LINK_RESET
);
547 netdev_warn(dev
->net
,
548 "unexpected interrupt, intdata=0x%08X", intdata
);
551 static int smsc75xx_ethtool_get_eeprom_len(struct net_device
*net
)
553 return MAX_EEPROM_SIZE
;
556 static int smsc75xx_ethtool_get_eeprom(struct net_device
*netdev
,
557 struct ethtool_eeprom
*ee
, u8
*data
)
559 struct usbnet
*dev
= netdev_priv(netdev
);
561 ee
->magic
= LAN75XX_EEPROM_MAGIC
;
563 return smsc75xx_read_eeprom(dev
, ee
->offset
, ee
->len
, data
);
566 static int smsc75xx_ethtool_set_eeprom(struct net_device
*netdev
,
567 struct ethtool_eeprom
*ee
, u8
*data
)
569 struct usbnet
*dev
= netdev_priv(netdev
);
571 if (ee
->magic
!= LAN75XX_EEPROM_MAGIC
) {
572 netdev_warn(dev
->net
,
573 "EEPROM: magic value mismatch: 0x%x", ee
->magic
);
577 return smsc75xx_write_eeprom(dev
, ee
->offset
, ee
->len
, data
);
580 static const struct ethtool_ops smsc75xx_ethtool_ops
= {
581 .get_link
= usbnet_get_link
,
582 .nway_reset
= usbnet_nway_reset
,
583 .get_drvinfo
= usbnet_get_drvinfo
,
584 .get_msglevel
= usbnet_get_msglevel
,
585 .set_msglevel
= usbnet_set_msglevel
,
586 .get_settings
= usbnet_get_settings
,
587 .set_settings
= usbnet_set_settings
,
588 .get_eeprom_len
= smsc75xx_ethtool_get_eeprom_len
,
589 .get_eeprom
= smsc75xx_ethtool_get_eeprom
,
590 .set_eeprom
= smsc75xx_ethtool_set_eeprom
,
593 static int smsc75xx_ioctl(struct net_device
*netdev
, struct ifreq
*rq
, int cmd
)
595 struct usbnet
*dev
= netdev_priv(netdev
);
597 if (!netif_running(netdev
))
600 return generic_mii_ioctl(&dev
->mii
, if_mii(rq
), cmd
, NULL
);
603 static void smsc75xx_init_mac_address(struct usbnet
*dev
)
605 /* try reading mac address from EEPROM */
606 if (smsc75xx_read_eeprom(dev
, EEPROM_MAC_OFFSET
, ETH_ALEN
,
607 dev
->net
->dev_addr
) == 0) {
608 if (is_valid_ether_addr(dev
->net
->dev_addr
)) {
609 /* eeprom values are valid so use them */
610 netif_dbg(dev
, ifup
, dev
->net
,
611 "MAC address read from EEPROM");
616 /* no eeprom, or eeprom values are invalid. generate random MAC */
617 random_ether_addr(dev
->net
->dev_addr
);
618 netif_dbg(dev
, ifup
, dev
->net
, "MAC address set to random_ether_addr");
621 static int smsc75xx_set_mac_address(struct usbnet
*dev
)
623 u32 addr_lo
= dev
->net
->dev_addr
[0] | dev
->net
->dev_addr
[1] << 8 |
624 dev
->net
->dev_addr
[2] << 16 | dev
->net
->dev_addr
[3] << 24;
625 u32 addr_hi
= dev
->net
->dev_addr
[4] | dev
->net
->dev_addr
[5] << 8;
627 int ret
= smsc75xx_write_reg(dev
, RX_ADDRH
, addr_hi
);
628 check_warn_return(ret
, "Failed to write RX_ADDRH: %d", ret
);
630 ret
= smsc75xx_write_reg(dev
, RX_ADDRL
, addr_lo
);
631 check_warn_return(ret
, "Failed to write RX_ADDRL: %d", ret
);
633 addr_hi
|= ADDR_FILTX_FB_VALID
;
634 ret
= smsc75xx_write_reg(dev
, ADDR_FILTX
, addr_hi
);
635 check_warn_return(ret
, "Failed to write ADDR_FILTX: %d", ret
);
637 ret
= smsc75xx_write_reg(dev
, ADDR_FILTX
+ 4, addr_lo
);
638 check_warn_return(ret
, "Failed to write ADDR_FILTX+4: %d", ret
);
643 static int smsc75xx_phy_initialize(struct usbnet
*dev
)
645 int bmcr
, timeout
= 0;
647 /* Initialize MII structure */
648 dev
->mii
.dev
= dev
->net
;
649 dev
->mii
.mdio_read
= smsc75xx_mdio_read
;
650 dev
->mii
.mdio_write
= smsc75xx_mdio_write
;
651 dev
->mii
.phy_id_mask
= 0x1f;
652 dev
->mii
.reg_num_mask
= 0x1f;
653 dev
->mii
.phy_id
= SMSC75XX_INTERNAL_PHY_ID
;
655 /* reset phy and wait for reset to complete */
656 smsc75xx_mdio_write(dev
->net
, dev
->mii
.phy_id
, MII_BMCR
, BMCR_RESET
);
660 bmcr
= smsc75xx_mdio_read(dev
->net
, dev
->mii
.phy_id
, MII_BMCR
);
661 check_warn_return(bmcr
, "Error reading MII_BMCR");
663 } while ((bmcr
& MII_BMCR
) && (timeout
< 100));
665 if (timeout
>= 100) {
666 netdev_warn(dev
->net
, "timeout on PHY Reset");
670 smsc75xx_mdio_write(dev
->net
, dev
->mii
.phy_id
, MII_ADVERTISE
,
671 ADVERTISE_ALL
| ADVERTISE_CSMA
| ADVERTISE_PAUSE_CAP
|
672 ADVERTISE_PAUSE_ASYM
);
675 smsc75xx_mdio_read(dev
->net
, dev
->mii
.phy_id
, PHY_INT_SRC
);
676 check_warn_return(bmcr
, "Error reading PHY_INT_SRC");
678 smsc75xx_mdio_write(dev
->net
, dev
->mii
.phy_id
, PHY_INT_MASK
,
679 PHY_INT_MASK_DEFAULT
);
680 mii_nway_restart(&dev
->mii
);
682 netif_dbg(dev
, ifup
, dev
->net
, "phy initialised successfully");
686 static int smsc75xx_set_rx_max_frame_length(struct usbnet
*dev
, int size
)
692 ret
= smsc75xx_read_reg(dev
, MAC_RX
, &buf
);
693 check_warn_return(ret
, "Failed to read MAC_RX: %d", ret
);
695 rxenabled
= ((buf
& MAC_RX_RXEN
) != 0);
699 ret
= smsc75xx_write_reg(dev
, MAC_RX
, buf
);
700 check_warn_return(ret
, "Failed to write MAC_RX: %d", ret
);
703 /* add 4 to size for FCS */
704 buf
&= ~MAC_RX_MAX_SIZE
;
705 buf
|= (((size
+ 4) << MAC_RX_MAX_SIZE_SHIFT
) & MAC_RX_MAX_SIZE
);
707 ret
= smsc75xx_write_reg(dev
, MAC_RX
, buf
);
708 check_warn_return(ret
, "Failed to write MAC_RX: %d", ret
);
712 ret
= smsc75xx_write_reg(dev
, MAC_RX
, buf
);
713 check_warn_return(ret
, "Failed to write MAC_RX: %d", ret
);
719 static int smsc75xx_change_mtu(struct net_device
*netdev
, int new_mtu
)
721 struct usbnet
*dev
= netdev_priv(netdev
);
723 int ret
= smsc75xx_set_rx_max_frame_length(dev
, new_mtu
);
724 check_warn_return(ret
, "Failed to set mac rx frame length");
726 return usbnet_change_mtu(netdev
, new_mtu
);
729 /* Enable or disable Rx checksum offload engine */
730 static int smsc75xx_set_features(struct net_device
*netdev
, u32 features
)
732 struct usbnet
*dev
= netdev_priv(netdev
);
733 struct smsc75xx_priv
*pdata
= (struct smsc75xx_priv
*)(dev
->data
[0]);
737 spin_lock_irqsave(&pdata
->rfe_ctl_lock
, flags
);
739 if (features
& NETIF_F_RXCSUM
)
740 pdata
->rfe_ctl
|= RFE_CTL_TCPUDP_CKM
| RFE_CTL_IP_CKM
;
742 pdata
->rfe_ctl
&= ~(RFE_CTL_TCPUDP_CKM
| RFE_CTL_IP_CKM
);
744 spin_unlock_irqrestore(&pdata
->rfe_ctl_lock
, flags
);
745 /* it's racing here! */
747 ret
= smsc75xx_write_reg(dev
, RFE_CTL
, pdata
->rfe_ctl
);
748 check_warn_return(ret
, "Error writing RFE_CTL");
753 static int smsc75xx_reset(struct usbnet
*dev
)
755 struct smsc75xx_priv
*pdata
= (struct smsc75xx_priv
*)(dev
->data
[0]);
757 int ret
= 0, timeout
;
759 netif_dbg(dev
, ifup
, dev
->net
, "entering smsc75xx_reset");
761 ret
= smsc75xx_read_reg(dev
, HW_CFG
, &buf
);
762 check_warn_return(ret
, "Failed to read HW_CFG: %d", ret
);
766 ret
= smsc75xx_write_reg(dev
, HW_CFG
, buf
);
767 check_warn_return(ret
, "Failed to write HW_CFG: %d", ret
);
772 ret
= smsc75xx_read_reg(dev
, HW_CFG
, &buf
);
773 check_warn_return(ret
, "Failed to read HW_CFG: %d", ret
);
775 } while ((buf
& HW_CFG_LRST
) && (timeout
< 100));
777 if (timeout
>= 100) {
778 netdev_warn(dev
->net
, "timeout on completion of Lite Reset");
782 netif_dbg(dev
, ifup
, dev
->net
, "Lite reset complete, resetting PHY");
784 ret
= smsc75xx_read_reg(dev
, PMT_CTL
, &buf
);
785 check_warn_return(ret
, "Failed to read PMT_CTL: %d", ret
);
787 buf
|= PMT_CTL_PHY_RST
;
789 ret
= smsc75xx_write_reg(dev
, PMT_CTL
, buf
);
790 check_warn_return(ret
, "Failed to write PMT_CTL: %d", ret
);
795 ret
= smsc75xx_read_reg(dev
, PMT_CTL
, &buf
);
796 check_warn_return(ret
, "Failed to read PMT_CTL: %d", ret
);
798 } while ((buf
& PMT_CTL_PHY_RST
) && (timeout
< 100));
800 if (timeout
>= 100) {
801 netdev_warn(dev
->net
, "timeout waiting for PHY Reset");
805 netif_dbg(dev
, ifup
, dev
->net
, "PHY reset complete");
807 smsc75xx_init_mac_address(dev
);
809 ret
= smsc75xx_set_mac_address(dev
);
810 check_warn_return(ret
, "Failed to set mac address");
812 netif_dbg(dev
, ifup
, dev
->net
, "MAC Address: %pM", dev
->net
->dev_addr
);
814 ret
= smsc75xx_read_reg(dev
, HW_CFG
, &buf
);
815 check_warn_return(ret
, "Failed to read HW_CFG: %d", ret
);
817 netif_dbg(dev
, ifup
, dev
->net
, "Read Value from HW_CFG : 0x%08x", buf
);
821 ret
= smsc75xx_write_reg(dev
, HW_CFG
, buf
);
822 check_warn_return(ret
, "Failed to write HW_CFG: %d", ret
);
824 ret
= smsc75xx_read_reg(dev
, HW_CFG
, &buf
);
825 check_warn_return(ret
, "Failed to read HW_CFG: %d", ret
);
827 netif_dbg(dev
, ifup
, dev
->net
, "Read Value from HW_CFG after "
828 "writing HW_CFG_BIR: 0x%08x", buf
);
832 dev
->rx_urb_size
= MAX_SINGLE_PACKET_SIZE
;
833 } else if (dev
->udev
->speed
== USB_SPEED_HIGH
) {
834 buf
= DEFAULT_HS_BURST_CAP_SIZE
/ HS_USB_PKT_SIZE
;
835 dev
->rx_urb_size
= DEFAULT_HS_BURST_CAP_SIZE
;
837 buf
= DEFAULT_FS_BURST_CAP_SIZE
/ FS_USB_PKT_SIZE
;
838 dev
->rx_urb_size
= DEFAULT_FS_BURST_CAP_SIZE
;
841 netif_dbg(dev
, ifup
, dev
->net
, "rx_urb_size=%ld",
842 (ulong
)dev
->rx_urb_size
);
844 ret
= smsc75xx_write_reg(dev
, BURST_CAP
, buf
);
845 check_warn_return(ret
, "Failed to write BURST_CAP: %d", ret
);
847 ret
= smsc75xx_read_reg(dev
, BURST_CAP
, &buf
);
848 check_warn_return(ret
, "Failed to read BURST_CAP: %d", ret
);
850 netif_dbg(dev
, ifup
, dev
->net
,
851 "Read Value from BURST_CAP after writing: 0x%08x", buf
);
853 ret
= smsc75xx_write_reg(dev
, BULK_IN_DLY
, DEFAULT_BULK_IN_DELAY
);
854 check_warn_return(ret
, "Failed to write BULK_IN_DLY: %d", ret
);
856 ret
= smsc75xx_read_reg(dev
, BULK_IN_DLY
, &buf
);
857 check_warn_return(ret
, "Failed to read BULK_IN_DLY: %d", ret
);
859 netif_dbg(dev
, ifup
, dev
->net
,
860 "Read Value from BULK_IN_DLY after writing: 0x%08x", buf
);
863 ret
= smsc75xx_read_reg(dev
, HW_CFG
, &buf
);
864 check_warn_return(ret
, "Failed to read HW_CFG: %d", ret
);
866 netif_dbg(dev
, ifup
, dev
->net
, "HW_CFG: 0x%08x", buf
);
868 buf
|= (HW_CFG_MEF
| HW_CFG_BCE
);
870 ret
= smsc75xx_write_reg(dev
, HW_CFG
, buf
);
871 check_warn_return(ret
, "Failed to write HW_CFG: %d", ret
);
873 ret
= smsc75xx_read_reg(dev
, HW_CFG
, &buf
);
874 check_warn_return(ret
, "Failed to read HW_CFG: %d", ret
);
876 netif_dbg(dev
, ifup
, dev
->net
, "HW_CFG: 0x%08x", buf
);
880 buf
= (MAX_RX_FIFO_SIZE
- 512) / 512;
881 ret
= smsc75xx_write_reg(dev
, FCT_RX_FIFO_END
, buf
);
882 check_warn_return(ret
, "Failed to write FCT_RX_FIFO_END: %d", ret
);
884 netif_dbg(dev
, ifup
, dev
->net
, "FCT_RX_FIFO_END set to 0x%08x", buf
);
886 buf
= (MAX_TX_FIFO_SIZE
- 512) / 512;
887 ret
= smsc75xx_write_reg(dev
, FCT_TX_FIFO_END
, buf
);
888 check_warn_return(ret
, "Failed to write FCT_TX_FIFO_END: %d", ret
);
890 netif_dbg(dev
, ifup
, dev
->net
, "FCT_TX_FIFO_END set to 0x%08x", buf
);
892 ret
= smsc75xx_write_reg(dev
, INT_STS
, INT_STS_CLEAR_ALL
);
893 check_warn_return(ret
, "Failed to write INT_STS: %d", ret
);
895 ret
= smsc75xx_read_reg(dev
, ID_REV
, &buf
);
896 check_warn_return(ret
, "Failed to read ID_REV: %d", ret
);
898 netif_dbg(dev
, ifup
, dev
->net
, "ID_REV = 0x%08x", buf
);
900 /* Configure GPIO pins as LED outputs */
901 ret
= smsc75xx_read_reg(dev
, LED_GPIO_CFG
, &buf
);
902 check_warn_return(ret
, "Failed to read LED_GPIO_CFG: %d", ret
);
904 buf
&= ~(LED_GPIO_CFG_LED2_FUN_SEL
| LED_GPIO_CFG_LED10_FUN_SEL
);
905 buf
|= LED_GPIO_CFG_LEDGPIO_EN
| LED_GPIO_CFG_LED2_FUN_SEL
;
907 ret
= smsc75xx_write_reg(dev
, LED_GPIO_CFG
, buf
);
908 check_warn_return(ret
, "Failed to write LED_GPIO_CFG: %d", ret
);
910 ret
= smsc75xx_write_reg(dev
, FLOW
, 0);
911 check_warn_return(ret
, "Failed to write FLOW: %d", ret
);
913 ret
= smsc75xx_write_reg(dev
, FCT_FLOW
, 0);
914 check_warn_return(ret
, "Failed to write FCT_FLOW: %d", ret
);
916 /* Don't need rfe_ctl_lock during initialisation */
917 ret
= smsc75xx_read_reg(dev
, RFE_CTL
, &pdata
->rfe_ctl
);
918 check_warn_return(ret
, "Failed to read RFE_CTL: %d", ret
);
920 pdata
->rfe_ctl
|= RFE_CTL_AB
| RFE_CTL_DPF
;
922 ret
= smsc75xx_write_reg(dev
, RFE_CTL
, pdata
->rfe_ctl
);
923 check_warn_return(ret
, "Failed to write RFE_CTL: %d", ret
);
925 ret
= smsc75xx_read_reg(dev
, RFE_CTL
, &pdata
->rfe_ctl
);
926 check_warn_return(ret
, "Failed to read RFE_CTL: %d", ret
);
928 netif_dbg(dev
, ifup
, dev
->net
, "RFE_CTL set to 0x%08x", pdata
->rfe_ctl
);
930 /* Enable or disable checksum offload engines */
931 smsc75xx_set_features(dev
->net
, dev
->net
->features
);
933 smsc75xx_set_multicast(dev
->net
);
935 ret
= smsc75xx_phy_initialize(dev
);
936 check_warn_return(ret
, "Failed to initialize PHY: %d", ret
);
938 ret
= smsc75xx_read_reg(dev
, INT_EP_CTL
, &buf
);
939 check_warn_return(ret
, "Failed to read INT_EP_CTL: %d", ret
);
941 /* enable PHY interrupts */
942 buf
|= INT_ENP_PHY_INT
;
944 ret
= smsc75xx_write_reg(dev
, INT_EP_CTL
, buf
);
945 check_warn_return(ret
, "Failed to write INT_EP_CTL: %d", ret
);
947 ret
= smsc75xx_read_reg(dev
, MAC_TX
, &buf
);
948 check_warn_return(ret
, "Failed to read MAC_TX: %d", ret
);
952 ret
= smsc75xx_write_reg(dev
, MAC_TX
, buf
);
953 check_warn_return(ret
, "Failed to write MAC_TX: %d", ret
);
955 netif_dbg(dev
, ifup
, dev
->net
, "MAC_TX set to 0x%08x", buf
);
957 ret
= smsc75xx_read_reg(dev
, FCT_TX_CTL
, &buf
);
958 check_warn_return(ret
, "Failed to read FCT_TX_CTL: %d", ret
);
960 buf
|= FCT_TX_CTL_EN
;
962 ret
= smsc75xx_write_reg(dev
, FCT_TX_CTL
, buf
);
963 check_warn_return(ret
, "Failed to write FCT_TX_CTL: %d", ret
);
965 netif_dbg(dev
, ifup
, dev
->net
, "FCT_TX_CTL set to 0x%08x", buf
);
967 ret
= smsc75xx_set_rx_max_frame_length(dev
, 1514);
968 check_warn_return(ret
, "Failed to set max rx frame length");
970 ret
= smsc75xx_read_reg(dev
, MAC_RX
, &buf
);
971 check_warn_return(ret
, "Failed to read MAC_RX: %d", ret
);
975 ret
= smsc75xx_write_reg(dev
, MAC_RX
, buf
);
976 check_warn_return(ret
, "Failed to write MAC_RX: %d", ret
);
978 netif_dbg(dev
, ifup
, dev
->net
, "MAC_RX set to 0x%08x", buf
);
980 ret
= smsc75xx_read_reg(dev
, FCT_RX_CTL
, &buf
);
981 check_warn_return(ret
, "Failed to read FCT_RX_CTL: %d", ret
);
983 buf
|= FCT_RX_CTL_EN
;
985 ret
= smsc75xx_write_reg(dev
, FCT_RX_CTL
, buf
);
986 check_warn_return(ret
, "Failed to write FCT_RX_CTL: %d", ret
);
988 netif_dbg(dev
, ifup
, dev
->net
, "FCT_RX_CTL set to 0x%08x", buf
);
990 netif_dbg(dev
, ifup
, dev
->net
, "smsc75xx_reset, return 0");
994 static const struct net_device_ops smsc75xx_netdev_ops
= {
995 .ndo_open
= usbnet_open
,
996 .ndo_stop
= usbnet_stop
,
997 .ndo_start_xmit
= usbnet_start_xmit
,
998 .ndo_tx_timeout
= usbnet_tx_timeout
,
999 .ndo_change_mtu
= smsc75xx_change_mtu
,
1000 .ndo_set_mac_address
= eth_mac_addr
,
1001 .ndo_validate_addr
= eth_validate_addr
,
1002 .ndo_do_ioctl
= smsc75xx_ioctl
,
1003 .ndo_set_multicast_list
= smsc75xx_set_multicast
,
1004 .ndo_set_features
= smsc75xx_set_features
,
1007 static int smsc75xx_bind(struct usbnet
*dev
, struct usb_interface
*intf
)
1009 struct smsc75xx_priv
*pdata
= NULL
;
1012 printk(KERN_INFO SMSC_CHIPNAME
" v" SMSC_DRIVER_VERSION
"\n");
1014 ret
= usbnet_get_endpoints(dev
, intf
);
1015 check_warn_return(ret
, "usbnet_get_endpoints failed: %d", ret
);
1017 dev
->data
[0] = (unsigned long)kzalloc(sizeof(struct smsc75xx_priv
),
1020 pdata
= (struct smsc75xx_priv
*)(dev
->data
[0]);
1022 netdev_warn(dev
->net
, "Unable to allocate smsc75xx_priv");
1028 spin_lock_init(&pdata
->rfe_ctl_lock
);
1029 mutex_init(&pdata
->dataport_mutex
);
1031 INIT_WORK(&pdata
->set_multicast
, smsc75xx_deferred_multicast_write
);
1033 if (DEFAULT_TX_CSUM_ENABLE
) {
1034 dev
->net
->features
|= NETIF_F_IP_CSUM
| NETIF_F_IPV6_CSUM
;
1035 if (DEFAULT_TSO_ENABLE
)
1036 dev
->net
->features
|= NETIF_F_SG
|
1037 NETIF_F_TSO
| NETIF_F_TSO6
;
1039 if (DEFAULT_RX_CSUM_ENABLE
)
1040 dev
->net
->features
|= NETIF_F_RXCSUM
;
1042 dev
->net
->hw_features
= NETIF_F_IP_CSUM
| NETIF_F_IPV6_CSUM
|
1043 NETIF_F_SG
| NETIF_F_TSO
| NETIF_F_TSO6
| NETIF_F_RXCSUM
;
1045 /* Init all registers */
1046 ret
= smsc75xx_reset(dev
);
1048 dev
->net
->netdev_ops
= &smsc75xx_netdev_ops
;
1049 dev
->net
->ethtool_ops
= &smsc75xx_ethtool_ops
;
1050 dev
->net
->flags
|= IFF_MULTICAST
;
1051 dev
->net
->hard_header_len
+= SMSC75XX_TX_OVERHEAD
;
1055 static void smsc75xx_unbind(struct usbnet
*dev
, struct usb_interface
*intf
)
1057 struct smsc75xx_priv
*pdata
= (struct smsc75xx_priv
*)(dev
->data
[0]);
1059 netif_dbg(dev
, ifdown
, dev
->net
, "free pdata");
1066 static void smsc75xx_rx_csum_offload(struct usbnet
*dev
, struct sk_buff
*skb
,
1067 u32 rx_cmd_a
, u32 rx_cmd_b
)
1069 if (!(dev
->net
->features
& NETIF_F_RXCSUM
) ||
1070 unlikely(rx_cmd_a
& RX_CMD_A_LCSM
)) {
1071 skb
->ip_summed
= CHECKSUM_NONE
;
1073 skb
->csum
= ntohs((u16
)(rx_cmd_b
>> RX_CMD_B_CSUM_SHIFT
));
1074 skb
->ip_summed
= CHECKSUM_COMPLETE
;
1078 static int smsc75xx_rx_fixup(struct usbnet
*dev
, struct sk_buff
*skb
)
1080 while (skb
->len
> 0) {
1081 u32 rx_cmd_a
, rx_cmd_b
, align_count
, size
;
1082 struct sk_buff
*ax_skb
;
1083 unsigned char *packet
;
1085 memcpy(&rx_cmd_a
, skb
->data
, sizeof(rx_cmd_a
));
1086 le32_to_cpus(&rx_cmd_a
);
1089 memcpy(&rx_cmd_b
, skb
->data
, sizeof(rx_cmd_b
));
1090 le32_to_cpus(&rx_cmd_b
);
1091 skb_pull(skb
, 4 + NET_IP_ALIGN
);
1095 /* get the packet length */
1096 size
= (rx_cmd_a
& RX_CMD_A_LEN
) - NET_IP_ALIGN
;
1097 align_count
= (4 - ((size
+ NET_IP_ALIGN
) % 4)) % 4;
1099 if (unlikely(rx_cmd_a
& RX_CMD_A_RED
)) {
1100 netif_dbg(dev
, rx_err
, dev
->net
,
1101 "Error rx_cmd_a=0x%08x", rx_cmd_a
);
1102 dev
->net
->stats
.rx_errors
++;
1103 dev
->net
->stats
.rx_dropped
++;
1105 if (rx_cmd_a
& RX_CMD_A_FCS
)
1106 dev
->net
->stats
.rx_crc_errors
++;
1107 else if (rx_cmd_a
& (RX_CMD_A_LONG
| RX_CMD_A_RUNT
))
1108 dev
->net
->stats
.rx_frame_errors
++;
1110 /* ETH_FRAME_LEN + 4(CRC) + 2(COE) + 4(Vlan) */
1111 if (unlikely(size
> (ETH_FRAME_LEN
+ 12))) {
1112 netif_dbg(dev
, rx_err
, dev
->net
,
1113 "size err rx_cmd_a=0x%08x", rx_cmd_a
);
1117 /* last frame in this batch */
1118 if (skb
->len
== size
) {
1119 smsc75xx_rx_csum_offload(dev
, skb
, rx_cmd_a
,
1122 skb_trim(skb
, skb
->len
- 4); /* remove fcs */
1123 skb
->truesize
= size
+ sizeof(struct sk_buff
);
1128 ax_skb
= skb_clone(skb
, GFP_ATOMIC
);
1129 if (unlikely(!ax_skb
)) {
1130 netdev_warn(dev
->net
, "Error allocating skb");
1135 ax_skb
->data
= packet
;
1136 skb_set_tail_pointer(ax_skb
, size
);
1138 smsc75xx_rx_csum_offload(dev
, ax_skb
, rx_cmd_a
,
1141 skb_trim(ax_skb
, ax_skb
->len
- 4); /* remove fcs */
1142 ax_skb
->truesize
= size
+ sizeof(struct sk_buff
);
1144 usbnet_skb_return(dev
, ax_skb
);
1147 skb_pull(skb
, size
);
1149 /* padding bytes before the next frame starts */
1151 skb_pull(skb
, align_count
);
1154 if (unlikely(skb
->len
< 0)) {
1155 netdev_warn(dev
->net
, "invalid rx length<0 %d", skb
->len
);
1162 static struct sk_buff
*smsc75xx_tx_fixup(struct usbnet
*dev
,
1163 struct sk_buff
*skb
, gfp_t flags
)
1165 u32 tx_cmd_a
, tx_cmd_b
;
1169 if (skb_headroom(skb
) < SMSC75XX_TX_OVERHEAD
) {
1170 struct sk_buff
*skb2
=
1171 skb_copy_expand(skb
, SMSC75XX_TX_OVERHEAD
, 0, flags
);
1172 dev_kfree_skb_any(skb
);
1178 tx_cmd_a
= (u32
)(skb
->len
& TX_CMD_A_LEN
) | TX_CMD_A_FCS
;
1180 if (skb
->ip_summed
== CHECKSUM_PARTIAL
)
1181 tx_cmd_a
|= TX_CMD_A_IPE
| TX_CMD_A_TPE
;
1183 if (skb_is_gso(skb
)) {
1184 u16 mss
= max(skb_shinfo(skb
)->gso_size
, TX_MSS_MIN
);
1185 tx_cmd_b
= (mss
<< TX_CMD_B_MSS_SHIFT
) & TX_CMD_B_MSS
;
1187 tx_cmd_a
|= TX_CMD_A_LSO
;
1193 cpu_to_le32s(&tx_cmd_b
);
1194 memcpy(skb
->data
, &tx_cmd_b
, 4);
1197 cpu_to_le32s(&tx_cmd_a
);
1198 memcpy(skb
->data
, &tx_cmd_a
, 4);
1203 static const struct driver_info smsc75xx_info
= {
1204 .description
= "smsc75xx USB 2.0 Gigabit Ethernet",
1205 .bind
= smsc75xx_bind
,
1206 .unbind
= smsc75xx_unbind
,
1207 .link_reset
= smsc75xx_link_reset
,
1208 .reset
= smsc75xx_reset
,
1209 .rx_fixup
= smsc75xx_rx_fixup
,
1210 .tx_fixup
= smsc75xx_tx_fixup
,
1211 .status
= smsc75xx_status
,
1212 .flags
= FLAG_ETHER
| FLAG_SEND_ZLP
,
1215 static const struct usb_device_id products
[] = {
1217 /* SMSC7500 USB Gigabit Ethernet Device */
1218 USB_DEVICE(USB_VENDOR_ID_SMSC
, USB_PRODUCT_ID_LAN7500
),
1219 .driver_info
= (unsigned long) &smsc75xx_info
,
1222 /* SMSC7500 USB Gigabit Ethernet Device */
1223 USB_DEVICE(USB_VENDOR_ID_SMSC
, USB_PRODUCT_ID_LAN7505
),
1224 .driver_info
= (unsigned long) &smsc75xx_info
,
1228 MODULE_DEVICE_TABLE(usb
, products
);
1230 static struct usb_driver smsc75xx_driver
= {
1231 .name
= SMSC_CHIPNAME
,
1232 .id_table
= products
,
1233 .probe
= usbnet_probe
,
1234 .suspend
= usbnet_suspend
,
1235 .resume
= usbnet_resume
,
1236 .disconnect
= usbnet_disconnect
,
1239 static int __init
smsc75xx_init(void)
1241 return usb_register(&smsc75xx_driver
);
1243 module_init(smsc75xx_init
);
1245 static void __exit
smsc75xx_exit(void)
1247 usb_deregister(&smsc75xx_driver
);
1249 module_exit(smsc75xx_exit
);
1251 MODULE_AUTHOR("Nancy Lin");
1252 MODULE_AUTHOR("Steve Glendinning <steve.glendinning@smsc.com>");
1253 MODULE_DESCRIPTION("SMSC75XX USB 2.0 Gigabit Ethernet Devices");
1254 MODULE_LICENSE("GPL");