arch/arm/mach-pxa/include/mach/hardware.h

   1 /*
   2  *  arch/arm/mach-pxa/include/mach/hardware.h
   3  *
   4  *  Author:     Nicolas Pitre
   5  *  Created:    Jun 15, 2001
   6  *  Copyright:  MontaVista Software Inc.
   7  *
   8  * This program is free software; you can redistribute it and/or modify
   9  * it under the terms of the GNU General Public License version 2 as
  10  * published by the Free Software Foundation.
  11  */
  12
  13 #ifndef __ASM_ARCH_HARDWARE_H
  14 #define __ASM_ARCH_HARDWARE_H
  15
  16 /*
  17  * We requires absolute addresses.
  18  */
  19 #define PCIO_BASE               0
  20
  21 /*
  22  * Workarounds for at least 2 errata so far require this.
  23  * The mapping is set in mach-pxa/generic.c.
  24  */
  25 #define UNCACHED_PHYS_0         0xff000000
  26 #define UNCACHED_ADDR           UNCACHED_PHYS_0
  27
  28 /*
  29  * Intel PXA2xx internal register mapping:
  30  *
  31  * 0x40000000 - 0x41ffffff <--> 0xf2000000 - 0xf3ffffff
  32  * 0x44000000 - 0x45ffffff <--> 0xf4000000 - 0xf5ffffff
  33  * 0x48000000 - 0x49ffffff <--> 0xf6000000 - 0xf7ffffff
  34  * 0x4c000000 - 0x4dffffff <--> 0xf8000000 - 0xf9ffffff
  35  * 0x50000000 - 0x51ffffff <--> 0xfa000000 - 0xfbffffff
  36  * 0x54000000 - 0x55ffffff <--> 0xfc000000 - 0xfdffffff
  37  * 0x58000000 - 0x59ffffff <--> 0xfe000000 - 0xffffffff
  38  *
  39  * Note that not all PXA2xx chips implement all those addresses, and the
  40  * kernel only maps the minimum needed range of this mapping.
  41  */
  42 #define io_p2v(x) (0xf2000000 + ((x) & 0x01ffffff) + (((x) & 0x1c000000) >> 1))
  43 #define io_v2p(x) (0x3c000000 + ((x) & 0x01ffffff) + (((x) & 0x0e000000) << 1))
  44
  45 #ifndef __ASSEMBLY__
  46
  47 # define __REG(x)       (*((volatile u32 *)io_p2v(x)))
  48
  49 /* With indexed regs we don't want to feed the index through io_p2v()
  50    especially if it is a variable, otherwise horrible code will result. */
  51 # define __REG2(x,y)    \
  52         (*(volatile u32 *)((u32)&__REG(x) + (y)))
  53
  54 # define __PREG(x)      (io_v2p((u32)&(x)))
  55
  56 #else
  57
  58 # define __REG(x)       io_p2v(x)
  59 # define __PREG(x)      io_v2p(x)
  60
  61 #endif
  62
  63 #ifndef __ASSEMBLY__
  64
  65 #include <asm/cputype.h>
  66
  67 /*
  68  *   CPU     Stepping     CPU_ID         JTAG_ID
  69  *
  70  *  PXA210      B0      0x69052922      0x2926C013
  71  *  PXA210      B1      0x69052923      0x3926C013
  72  *  PXA210      B2      0x69052924      0x4926C013
  73  *  PXA210      C0      0x69052D25      0x5926C013
  74  *
  75  *  PXA250      A0      0x69052100      0x09264013
  76  *  PXA250      A1      0x69052101      0x19264013
  77  *  PXA250      B0      0x69052902      0x29264013
  78  *  PXA250      B1      0x69052903      0x39264013
  79  *  PXA250      B2      0x69052904      0x49264013
  80  *  PXA250      C0      0x69052D05      0x59264013
  81  *
  82  *  PXA255      A0      0x69052D06      0x69264013
  83  *
  84  *  PXA26x      A0      0x69052903      0x39264013
  85  *  PXA26x      B0      0x69052D05      0x59264013
  86  *
  87  *  PXA27x      A0      0x69054110      0x09265013
  88  *  PXA27x      A1      0x69054111      0x19265013
  89  *  PXA27x      B0      0x69054112      0x29265013
  90  *  PXA27x      B1      0x69054113      0x39265013
  91  *  PXA27x      C0      0x69054114      0x49265013
  92  *  PXA27x      C5      0x69054117      0x79265013
  93  *
  94  *  PXA30x      A0      0x69056880      0x0E648013
  95  *  PXA30x      A1      0x69056881      0x1E648013
  96  *  PXA31x      A0      0x69056890      0x0E649013
  97  *  PXA31x      A1      0x69056891      0x1E649013
  98  *  PXA31x      A2      0x69056892      0x2E649013
  99  *  PXA32x      B1      0x69056825      0x5E642013
 100  *  PXA32x      B2      0x69056826      0x6E642013
 101  *
 102  *  PXA930      B0      0x69056835      0x5E643013
 103  *  PXA930      B1      0x69056837      0x7E643013
 104  *  PXA930      B2      0x69056838      0x8E643013
 105  *
 106  *  PXA935      A0      0x56056931      0x1E653013
 107  *  PXA935      B0      0x56056936      0x6E653013
 108  */
 109 #ifdef CONFIG_PXA25x
 110 #define __cpu_is_pxa210(id)                             \
 111         ({                                              \
 112                 unsigned int _id = (id) & 0xf3f0;       \
 113                 _id == 0x2120;                          \
 114         })
 115
 116 #define __cpu_is_pxa250(id)                             \
 117         ({                                              \
 118                 unsigned int _id = (id) & 0xf3ff;       \
 119                 _id <= 0x2105;                          \
 120         })
 121
 122 #define __cpu_is_pxa255(id)                             \
 123         ({                                              \
 124                 unsigned int _id = (id) & 0xffff;       \
 125                 _id == 0x2d06;                          \
 126         })
 127
 128 #define __cpu_is_pxa25x(id)                             \
 129         ({                                              \
 130                 unsigned int _id = (id) & 0xf300;       \
 131                 _id == 0x2100;                          \
 132         })
 133 #else
 134 #define __cpu_is_pxa210(id)     (0)
 135 #define __cpu_is_pxa250(id)     (0)
 136 #define __cpu_is_pxa255(id)     (0)
 137 #define __cpu_is_pxa25x(id)     (0)
 138 #endif
 139
 140 #ifdef CONFIG_PXA27x
 141 #define __cpu_is_pxa27x(id)                             \
 142         ({                                              \
 143                 unsigned int _id = (id) >> 4 & 0xfff;   \
 144                 _id == 0x411;                           \
 145         })
 146 #else
 147 #define __cpu_is_pxa27x(id)     (0)
 148 #endif
 149
 150 #ifdef CONFIG_CPU_PXA300
 151 #define __cpu_is_pxa300(id)                             \
 152         ({                                              \
 153                 unsigned int _id = (id) >> 4 & 0xfff;   \
 154                 _id == 0x688;                           \
 155          })
 156 #else
 157 #define __cpu_is_pxa300(id)     (0)
 158 #endif
 159
 160 #ifdef CONFIG_CPU_PXA310
 161 #define __cpu_is_pxa310(id)                             \
 162         ({                                              \
 163                 unsigned int _id = (id) >> 4 & 0xfff;   \
 164                 _id == 0x689;                           \
 165          })
 166 #else
 167 #define __cpu_is_pxa310(id)     (0)
 168 #endif
 169
 170 #ifdef CONFIG_CPU_PXA320
 171 #define __cpu_is_pxa320(id)                             \
 172         ({                                              \
 173                 unsigned int _id = (id) >> 4 & 0xfff;   \
 174                 _id == 0x603 || _id == 0x682;           \
 175          })
 176 #else
 177 #define __cpu_is_pxa320(id)     (0)
 178 #endif
 179
 180 #ifdef CONFIG_CPU_PXA930
 181 #define __cpu_is_pxa930(id)                             \
 182         ({                                              \
 183                 unsigned int _id = (id) >> 4 & 0xfff;   \
 184                 _id == 0x683;                           \
 185          })
 186 #else
 187 #define __cpu_is_pxa930(id)     (0)
 188 #endif
 189
 190 #ifdef CONFIG_CPU_PXA935
 191 #define __cpu_is_pxa935(id)                             \
 192         ({                                              \
 193                 unsigned int _id = (id) >> 4 & 0xfff;   \
 194                 _id == 0x693;                           \
 195          })
 196 #else
 197 #define __cpu_is_pxa935(id)     (0)
 198 #endif
 199
 200 #define cpu_is_pxa210()                                 \
 201         ({                                              \
 202                 __cpu_is_pxa210(read_cpuid_id());       \
 203         })
 204
 205 #define cpu_is_pxa250()                                 \
 206         ({                                              \
 207                 __cpu_is_pxa250(read_cpuid_id());       \
 208         })
 209
 210 #define cpu_is_pxa255()                                 \
 211         ({                                              \
 212                 __cpu_is_pxa255(read_cpuid_id());       \
 213         })
 214
 215 #define cpu_is_pxa25x()                                 \
 216         ({                                              \
 217                 __cpu_is_pxa25x(read_cpuid_id());       \
 218         })
 219
 220 #define cpu_is_pxa27x()                                 \
 221         ({                                              \
 222                 __cpu_is_pxa27x(read_cpuid_id());       \
 223         })
 224
 225 #define cpu_is_pxa300()                                 \
 226         ({                                              \
 227                 __cpu_is_pxa300(read_cpuid_id());       \
 228          })
 229
 230 #define cpu_is_pxa310()                                 \
 231         ({                                              \
 232                 __cpu_is_pxa310(read_cpuid_id());       \
 233          })
 234
 235 #define cpu_is_pxa320()                                 \
 236         ({                                              \
 237                 __cpu_is_pxa320(read_cpuid_id());       \
 238          })
 239
 240 #define cpu_is_pxa930()                                 \
 241         ({                                              \
 242                 unsigned int id = read_cpuid(CPUID_ID); \
 243                 __cpu_is_pxa930(id);                    \
 244          })
 245
 246 #define cpu_is_pxa935()                                 \
 247         ({                                              \
 248                 unsigned int id = read_cpuid(CPUID_ID); \
 249                 __cpu_is_pxa935(id);                    \
 250          })
 251
 252 /*
 253  * CPUID Core Generation Bit
 254  * <= 0x2 for pxa21x/pxa25x/pxa26x/pxa27x
 255  * == 0x3 for pxa300/pxa310/pxa320
 256  */
 257 #define __cpu_is_pxa2xx(id)                             \
 258         ({                                              \
 259                 unsigned int _id = (id) >> 13 & 0x7;    \
 260                 _id <= 0x2;                             \
 261          })
 262
 263 #define __cpu_is_pxa3xx(id)                             \
 264         ({                                              \
 265                 unsigned int _id = (id) >> 13 & 0x7;    \
 266                 _id == 0x3;                             \
 267          })
 268
 269 #define __cpu_is_pxa9xx(id)                             \
 270         ({                                              \
 271                 unsigned int _id = (id) >> 4 & 0xfff;   \
 272                 _id == 0x683 || _id == 0x693;           \
 273          })
 274
 275 #define cpu_is_pxa2xx()                                 \
 276         ({                                              \
 277                 __cpu_is_pxa2xx(read_cpuid_id());       \
 278          })
 279
 280 #define cpu_is_pxa3xx()                                 \
 281         ({                                              \
 282                 __cpu_is_pxa3xx(read_cpuid_id());       \
 283          })
 284
 285 #define cpu_is_pxa9xx()                                 \
 286         ({                                              \
 287                 __cpu_is_pxa9xx(read_cpuid_id());       \
 288          })
 289 /*
 290  * return current memory and LCD clock frequency in units of 10kHz
 291  */
 292 extern unsigned int get_memclk_frequency_10khz(void);
 293
 294 /* return the clock tick rate of the OS timer */
 295 extern unsigned long get_clock_tick_rate(void);
 296 #endif
 297
 298 #if defined(CONFIG_MACH_ARMCORE) && defined(CONFIG_PCI)
 299 #define PCIBIOS_MIN_IO          0
 300 #define PCIBIOS_MIN_MEM         0
 301 #define pcibios_assign_all_busses()     1
 302 #define HAVE_ARCH_PCI_SET_DMA_MASK      1
 303 #endif
 304
 305
 306 #endif  /* _ASM_ARCH_HARDWARE_H */