2 * wm8580.c -- WM8580 ALSA Soc Audio driver
4 * Copyright 2008, 2009 Wolfson Microelectronics PLC.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
12 * The WM8580 is a multichannel codec with S/PDIF support, featuring six
13 * DAC channels and two ADC channels.
15 * Currently only the primary audio interface is supported - S/PDIF and
16 * the secondary audio interfaces are not.
19 #include <linux/module.h>
20 #include <linux/moduleparam.h>
21 #include <linux/kernel.h>
22 #include <linux/init.h>
23 #include <linux/delay.h>
25 #include <linux/i2c.h>
26 #include <linux/platform_device.h>
27 #include <linux/regulator/consumer.h>
29 #include <sound/core.h>
30 #include <sound/pcm.h>
31 #include <sound/pcm_params.h>
32 #include <sound/soc.h>
33 #include <sound/soc-dapm.h>
34 #include <sound/tlv.h>
35 #include <sound/initval.h>
36 #include <asm/div64.h>
40 /* WM8580 register space */
41 #define WM8580_PLLA1 0x00
42 #define WM8580_PLLA2 0x01
43 #define WM8580_PLLA3 0x02
44 #define WM8580_PLLA4 0x03
45 #define WM8580_PLLB1 0x04
46 #define WM8580_PLLB2 0x05
47 #define WM8580_PLLB3 0x06
48 #define WM8580_PLLB4 0x07
49 #define WM8580_CLKSEL 0x08
50 #define WM8580_PAIF1 0x09
51 #define WM8580_PAIF2 0x0A
52 #define WM8580_SAIF1 0x0B
53 #define WM8580_PAIF3 0x0C
54 #define WM8580_PAIF4 0x0D
55 #define WM8580_SAIF2 0x0E
56 #define WM8580_DAC_CONTROL1 0x0F
57 #define WM8580_DAC_CONTROL2 0x10
58 #define WM8580_DAC_CONTROL3 0x11
59 #define WM8580_DAC_CONTROL4 0x12
60 #define WM8580_DAC_CONTROL5 0x13
61 #define WM8580_DIGITAL_ATTENUATION_DACL1 0x14
62 #define WM8580_DIGITAL_ATTENUATION_DACR1 0x15
63 #define WM8580_DIGITAL_ATTENUATION_DACL2 0x16
64 #define WM8580_DIGITAL_ATTENUATION_DACR2 0x17
65 #define WM8580_DIGITAL_ATTENUATION_DACL3 0x18
66 #define WM8580_DIGITAL_ATTENUATION_DACR3 0x19
67 #define WM8580_MASTER_DIGITAL_ATTENUATION 0x1C
68 #define WM8580_ADC_CONTROL1 0x1D
69 #define WM8580_SPDTXCHAN0 0x1E
70 #define WM8580_SPDTXCHAN1 0x1F
71 #define WM8580_SPDTXCHAN2 0x20
72 #define WM8580_SPDTXCHAN3 0x21
73 #define WM8580_SPDTXCHAN4 0x22
74 #define WM8580_SPDTXCHAN5 0x23
75 #define WM8580_SPDMODE 0x24
76 #define WM8580_INTMASK 0x25
77 #define WM8580_GPO1 0x26
78 #define WM8580_GPO2 0x27
79 #define WM8580_GPO3 0x28
80 #define WM8580_GPO4 0x29
81 #define WM8580_GPO5 0x2A
82 #define WM8580_INTSTAT 0x2B
83 #define WM8580_SPDRXCHAN1 0x2C
84 #define WM8580_SPDRXCHAN2 0x2D
85 #define WM8580_SPDRXCHAN3 0x2E
86 #define WM8580_SPDRXCHAN4 0x2F
87 #define WM8580_SPDRXCHAN5 0x30
88 #define WM8580_SPDSTAT 0x31
89 #define WM8580_PWRDN1 0x32
90 #define WM8580_PWRDN2 0x33
91 #define WM8580_READBACK 0x34
92 #define WM8580_RESET 0x35
94 #define WM8580_MAX_REGISTER 0x35
96 /* PLLB4 (register 7h) */
97 #define WM8580_PLLB4_MCLKOUTSRC_MASK 0x60
98 #define WM8580_PLLB4_MCLKOUTSRC_PLLA 0x20
99 #define WM8580_PLLB4_MCLKOUTSRC_PLLB 0x40
100 #define WM8580_PLLB4_MCLKOUTSRC_OSC 0x60
102 #define WM8580_PLLB4_CLKOUTSRC_MASK 0x180
103 #define WM8580_PLLB4_CLKOUTSRC_PLLACLK 0x080
104 #define WM8580_PLLB4_CLKOUTSRC_PLLBCLK 0x100
105 #define WM8580_PLLB4_CLKOUTSRC_OSCCLK 0x180
107 /* CLKSEL (register 8h) */
108 #define WM8580_CLKSEL_DAC_CLKSEL_MASK 0x03
109 #define WM8580_CLKSEL_DAC_CLKSEL_PLLA 0x01
110 #define WM8580_CLKSEL_DAC_CLKSEL_PLLB 0x02
112 /* AIF control 1 (registers 9h-bh) */
113 #define WM8580_AIF_RATE_MASK 0x7
114 #define WM8580_AIF_RATE_128 0x0
115 #define WM8580_AIF_RATE_192 0x1
116 #define WM8580_AIF_RATE_256 0x2
117 #define WM8580_AIF_RATE_384 0x3
118 #define WM8580_AIF_RATE_512 0x4
119 #define WM8580_AIF_RATE_768 0x5
120 #define WM8580_AIF_RATE_1152 0x6
122 #define WM8580_AIF_BCLKSEL_MASK 0x18
123 #define WM8580_AIF_BCLKSEL_64 0x00
124 #define WM8580_AIF_BCLKSEL_128 0x08
125 #define WM8580_AIF_BCLKSEL_256 0x10
126 #define WM8580_AIF_BCLKSEL_SYSCLK 0x18
128 #define WM8580_AIF_MS 0x20
130 #define WM8580_AIF_CLKSRC_MASK 0xc0
131 #define WM8580_AIF_CLKSRC_PLLA 0x40
132 #define WM8580_AIF_CLKSRC_PLLB 0x40
133 #define WM8580_AIF_CLKSRC_MCLK 0xc0
135 /* AIF control 2 (registers ch-eh) */
136 #define WM8580_AIF_FMT_MASK 0x03
137 #define WM8580_AIF_FMT_RIGHTJ 0x00
138 #define WM8580_AIF_FMT_LEFTJ 0x01
139 #define WM8580_AIF_FMT_I2S 0x02
140 #define WM8580_AIF_FMT_DSP 0x03
142 #define WM8580_AIF_LENGTH_MASK 0x0c
143 #define WM8580_AIF_LENGTH_16 0x00
144 #define WM8580_AIF_LENGTH_20 0x04
145 #define WM8580_AIF_LENGTH_24 0x08
146 #define WM8580_AIF_LENGTH_32 0x0c
148 #define WM8580_AIF_LRP 0x10
149 #define WM8580_AIF_BCP 0x20
151 /* Powerdown Register 1 (register 32h) */
152 #define WM8580_PWRDN1_PWDN 0x001
153 #define WM8580_PWRDN1_ALLDACPD 0x040
155 /* Powerdown Register 2 (register 33h) */
156 #define WM8580_PWRDN2_OSSCPD 0x001
157 #define WM8580_PWRDN2_PLLAPD 0x002
158 #define WM8580_PWRDN2_PLLBPD 0x004
159 #define WM8580_PWRDN2_SPDIFPD 0x008
160 #define WM8580_PWRDN2_SPDIFTXD 0x010
161 #define WM8580_PWRDN2_SPDIFRXD 0x020
163 #define WM8580_DAC_CONTROL5_MUTEALL 0x10
166 * wm8580 register cache
167 * We can't read the WM8580 register space when we
168 * are using 2 wire for device control, so we cache them instead.
170 static const u16 wm8580_reg
[] = {
171 0x0121, 0x017e, 0x007d, 0x0014, /*R3*/
172 0x0121, 0x017e, 0x007d, 0x0194, /*R7*/
173 0x001c, 0x0002, 0x0002, 0x00c2, /*R11*/
174 0x0182, 0x0082, 0x000a, 0x0024, /*R15*/
175 0x0009, 0x0000, 0x00ff, 0x0000, /*R19*/
176 0x00ff, 0x00ff, 0x00ff, 0x00ff, /*R23*/
177 0x00ff, 0x00ff, 0x00ff, 0x00ff, /*R27*/
178 0x01f0, 0x0040, 0x0000, 0x0000, /*R31(0x1F)*/
179 0x0000, 0x0000, 0x0031, 0x000b, /*R35*/
180 0x0039, 0x0000, 0x0010, 0x0032, /*R39*/
181 0x0054, 0x0076, 0x0098, 0x0000, /*R43(0x2B)*/
182 0x0000, 0x0000, 0x0000, 0x0000, /*R47*/
183 0x0000, 0x0000, 0x005e, 0x003e, /*R51(0x33)*/
184 0x0000, 0x0000 /*R53*/
192 #define WM8580_NUM_SUPPLIES 3
193 static const char *wm8580_supply_names
[WM8580_NUM_SUPPLIES
] = {
199 /* codec private data */
201 struct snd_soc_codec codec
;
202 struct regulator_bulk_data supplies
[WM8580_NUM_SUPPLIES
];
203 u16 reg_cache
[WM8580_MAX_REGISTER
+ 1];
208 static const DECLARE_TLV_DB_SCALE(dac_tlv
, -12750, 50, 1);
210 static int wm8580_out_vu(struct snd_kcontrol
*kcontrol
,
211 struct snd_ctl_elem_value
*ucontrol
)
213 struct soc_mixer_control
*mc
=
214 (struct soc_mixer_control
*)kcontrol
->private_value
;
215 struct snd_soc_codec
*codec
= snd_kcontrol_chip(kcontrol
);
216 u16
*reg_cache
= codec
->reg_cache
;
217 unsigned int reg
= mc
->reg
;
218 unsigned int reg2
= mc
->rreg
;
221 /* Clear the register cache so we write without VU set */
225 ret
= snd_soc_put_volsw_2r(kcontrol
, ucontrol
);
229 /* Now write again with the volume update bit set */
230 snd_soc_update_bits(codec
, reg
, 0x100, 0x100);
231 snd_soc_update_bits(codec
, reg2
, 0x100, 0x100);
236 #define SOC_WM8580_OUT_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, \
237 xinvert, tlv_array) \
238 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
239 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
240 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
241 .tlv.p = (tlv_array), \
242 .info = snd_soc_info_volsw_2r, \
243 .get = snd_soc_get_volsw_2r, .put = wm8580_out_vu, \
244 .private_value = (unsigned long)&(struct soc_mixer_control) \
245 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
246 .max = xmax, .invert = xinvert} }
248 static const struct snd_kcontrol_new wm8580_snd_controls
[] = {
249 SOC_WM8580_OUT_DOUBLE_R_TLV("DAC1 Playback Volume",
250 WM8580_DIGITAL_ATTENUATION_DACL1
,
251 WM8580_DIGITAL_ATTENUATION_DACR1
,
252 0, 0xff, 0, dac_tlv
),
253 SOC_WM8580_OUT_DOUBLE_R_TLV("DAC2 Playback Volume",
254 WM8580_DIGITAL_ATTENUATION_DACL2
,
255 WM8580_DIGITAL_ATTENUATION_DACR2
,
256 0, 0xff, 0, dac_tlv
),
257 SOC_WM8580_OUT_DOUBLE_R_TLV("DAC3 Playback Volume",
258 WM8580_DIGITAL_ATTENUATION_DACL3
,
259 WM8580_DIGITAL_ATTENUATION_DACR3
,
260 0, 0xff, 0, dac_tlv
),
262 SOC_SINGLE("DAC1 Deemphasis Switch", WM8580_DAC_CONTROL3
, 0, 1, 0),
263 SOC_SINGLE("DAC2 Deemphasis Switch", WM8580_DAC_CONTROL3
, 1, 1, 0),
264 SOC_SINGLE("DAC3 Deemphasis Switch", WM8580_DAC_CONTROL3
, 2, 1, 0),
266 SOC_DOUBLE("DAC1 Invert Switch", WM8580_DAC_CONTROL4
, 0, 1, 1, 0),
267 SOC_DOUBLE("DAC2 Invert Switch", WM8580_DAC_CONTROL4
, 2, 3, 1, 0),
268 SOC_DOUBLE("DAC3 Invert Switch", WM8580_DAC_CONTROL4
, 4, 5, 1, 0),
270 SOC_SINGLE("DAC ZC Switch", WM8580_DAC_CONTROL5
, 5, 1, 0),
271 SOC_SINGLE("DAC1 Switch", WM8580_DAC_CONTROL5
, 0, 1, 0),
272 SOC_SINGLE("DAC2 Switch", WM8580_DAC_CONTROL5
, 1, 1, 0),
273 SOC_SINGLE("DAC3 Switch", WM8580_DAC_CONTROL5
, 2, 1, 0),
275 SOC_DOUBLE("ADC Mute Switch", WM8580_ADC_CONTROL1
, 0, 1, 1, 0),
276 SOC_SINGLE("ADC High-Pass Filter Switch", WM8580_ADC_CONTROL1
, 4, 1, 0),
279 static const struct snd_soc_dapm_widget wm8580_dapm_widgets
[] = {
280 SND_SOC_DAPM_DAC("DAC1", "Playback", WM8580_PWRDN1
, 2, 1),
281 SND_SOC_DAPM_DAC("DAC2", "Playback", WM8580_PWRDN1
, 3, 1),
282 SND_SOC_DAPM_DAC("DAC3", "Playback", WM8580_PWRDN1
, 4, 1),
284 SND_SOC_DAPM_OUTPUT("VOUT1L"),
285 SND_SOC_DAPM_OUTPUT("VOUT1R"),
286 SND_SOC_DAPM_OUTPUT("VOUT2L"),
287 SND_SOC_DAPM_OUTPUT("VOUT2R"),
288 SND_SOC_DAPM_OUTPUT("VOUT3L"),
289 SND_SOC_DAPM_OUTPUT("VOUT3R"),
291 SND_SOC_DAPM_ADC("ADC", "Capture", WM8580_PWRDN1
, 1, 1),
293 SND_SOC_DAPM_INPUT("AINL"),
294 SND_SOC_DAPM_INPUT("AINR"),
297 static const struct snd_soc_dapm_route audio_map
[] = {
298 { "VOUT1L", NULL
, "DAC1" },
299 { "VOUT1R", NULL
, "DAC1" },
301 { "VOUT2L", NULL
, "DAC2" },
302 { "VOUT2R", NULL
, "DAC2" },
304 { "VOUT3L", NULL
, "DAC3" },
305 { "VOUT3R", NULL
, "DAC3" },
307 { "ADC", NULL
, "AINL" },
308 { "ADC", NULL
, "AINR" },
311 static int wm8580_add_widgets(struct snd_soc_codec
*codec
)
313 snd_soc_dapm_new_controls(codec
, wm8580_dapm_widgets
,
314 ARRAY_SIZE(wm8580_dapm_widgets
));
316 snd_soc_dapm_add_routes(codec
, audio_map
, ARRAY_SIZE(audio_map
));
318 snd_soc_dapm_new_widgets(codec
);
331 /* The size in bits of the pll divide */
332 #define FIXED_PLL_SIZE (1 << 22)
334 /* PLL rate to output rate divisions */
337 unsigned int freqmode
;
338 unsigned int postscale
;
350 static int pll_factors(struct _pll_div
*pll_div
, unsigned int target
,
354 unsigned int K
, Ndiv
, Nmod
;
357 pr_debug("wm8580: PLL %uHz->%uHz\n", source
, target
);
359 /* Scale the output frequency up; the PLL should run in the
360 * region of 90-100MHz.
362 for (i
= 0; i
< ARRAY_SIZE(post_table
); i
++) {
363 if (target
* post_table
[i
].div
>= 90000000 &&
364 target
* post_table
[i
].div
<= 100000000) {
365 pll_div
->freqmode
= post_table
[i
].freqmode
;
366 pll_div
->postscale
= post_table
[i
].postscale
;
367 target
*= post_table
[i
].div
;
372 if (i
== ARRAY_SIZE(post_table
)) {
373 printk(KERN_ERR
"wm8580: Unable to scale output frequency "
378 Ndiv
= target
/ source
;
382 pll_div
->prescale
= 1;
383 Ndiv
= target
/ source
;
385 pll_div
->prescale
= 0;
387 if ((Ndiv
< 5) || (Ndiv
> 13)) {
389 "WM8580 N=%u outside supported range\n", Ndiv
);
394 Nmod
= target
% source
;
395 Kpart
= FIXED_PLL_SIZE
* (long long)Nmod
;
397 do_div(Kpart
, source
);
399 K
= Kpart
& 0xFFFFFFFF;
403 pr_debug("PLL %x.%x prescale %d freqmode %d postscale %d\n",
404 pll_div
->n
, pll_div
->k
, pll_div
->prescale
, pll_div
->freqmode
,
410 static int wm8580_set_dai_pll(struct snd_soc_dai
*codec_dai
,
411 int pll_id
, unsigned int freq_in
, unsigned int freq_out
)
414 struct snd_soc_codec
*codec
= codec_dai
->codec
;
415 struct wm8580_priv
*wm8580
= codec
->private_data
;
416 struct pll_state
*state
;
417 struct _pll_div pll_div
;
419 unsigned int pwr_mask
;
422 /* GCC isn't able to work out the ifs below for initialising/using
423 * pll_div so suppress warnings.
425 memset(&pll_div
, 0, sizeof(pll_div
));
431 pwr_mask
= WM8580_PWRDN2_PLLAPD
;
436 pwr_mask
= WM8580_PWRDN2_PLLBPD
;
442 if (freq_in
&& freq_out
) {
443 ret
= pll_factors(&pll_div
, freq_out
, freq_in
);
449 state
->out
= freq_out
;
451 /* Always disable the PLL - it is not safe to leave it running
452 * while reprogramming it.
454 reg
= snd_soc_read(codec
, WM8580_PWRDN2
);
455 snd_soc_write(codec
, WM8580_PWRDN2
, reg
| pwr_mask
);
457 if (!freq_in
|| !freq_out
)
460 snd_soc_write(codec
, WM8580_PLLA1
+ offset
, pll_div
.k
& 0x1ff);
461 snd_soc_write(codec
, WM8580_PLLA2
+ offset
, (pll_div
.k
>> 9) & 0x1ff);
462 snd_soc_write(codec
, WM8580_PLLA3
+ offset
,
463 (pll_div
.k
>> 18 & 0xf) | (pll_div
.n
<< 4));
465 reg
= snd_soc_read(codec
, WM8580_PLLA4
+ offset
);
467 reg
|= pll_div
.prescale
| pll_div
.postscale
<< 1 |
468 pll_div
.freqmode
<< 3;
470 snd_soc_write(codec
, WM8580_PLLA4
+ offset
, reg
);
472 /* All done, turn it on */
473 reg
= snd_soc_read(codec
, WM8580_PWRDN2
);
474 snd_soc_write(codec
, WM8580_PWRDN2
, reg
& ~pwr_mask
);
480 * Set PCM DAI bit size and sample rate.
482 static int wm8580_paif_hw_params(struct snd_pcm_substream
*substream
,
483 struct snd_pcm_hw_params
*params
,
484 struct snd_soc_dai
*dai
)
486 struct snd_soc_pcm_runtime
*rtd
= substream
->private_data
;
487 struct snd_soc_device
*socdev
= rtd
->socdev
;
488 struct snd_soc_codec
*codec
= socdev
->card
->codec
;
489 u16 paifb
= snd_soc_read(codec
, WM8580_PAIF3
+ dai
->id
);
491 paifb
&= ~WM8580_AIF_LENGTH_MASK
;
493 switch (params_format(params
)) {
494 case SNDRV_PCM_FORMAT_S16_LE
:
496 case SNDRV_PCM_FORMAT_S20_3LE
:
497 paifb
|= WM8580_AIF_LENGTH_20
;
499 case SNDRV_PCM_FORMAT_S24_LE
:
500 paifb
|= WM8580_AIF_LENGTH_24
;
502 case SNDRV_PCM_FORMAT_S32_LE
:
503 paifb
|= WM8580_AIF_LENGTH_24
;
509 snd_soc_write(codec
, WM8580_PAIF3
+ dai
->id
, paifb
);
513 static int wm8580_set_paif_dai_fmt(struct snd_soc_dai
*codec_dai
,
516 struct snd_soc_codec
*codec
= codec_dai
->codec
;
519 int can_invert_lrclk
;
521 aifa
= snd_soc_read(codec
, WM8580_PAIF1
+ codec_dai
->id
);
522 aifb
= snd_soc_read(codec
, WM8580_PAIF3
+ codec_dai
->id
);
524 aifb
&= ~(WM8580_AIF_FMT_MASK
| WM8580_AIF_LRP
| WM8580_AIF_BCP
);
526 switch (fmt
& SND_SOC_DAIFMT_MASTER_MASK
) {
527 case SND_SOC_DAIFMT_CBS_CFS
:
528 aifa
&= ~WM8580_AIF_MS
;
530 case SND_SOC_DAIFMT_CBM_CFM
:
531 aifa
|= WM8580_AIF_MS
;
537 switch (fmt
& SND_SOC_DAIFMT_FORMAT_MASK
) {
538 case SND_SOC_DAIFMT_I2S
:
539 can_invert_lrclk
= 1;
540 aifb
|= WM8580_AIF_FMT_I2S
;
542 case SND_SOC_DAIFMT_RIGHT_J
:
543 can_invert_lrclk
= 1;
544 aifb
|= WM8580_AIF_FMT_RIGHTJ
;
546 case SND_SOC_DAIFMT_LEFT_J
:
547 can_invert_lrclk
= 1;
548 aifb
|= WM8580_AIF_FMT_LEFTJ
;
550 case SND_SOC_DAIFMT_DSP_A
:
551 can_invert_lrclk
= 0;
552 aifb
|= WM8580_AIF_FMT_DSP
;
554 case SND_SOC_DAIFMT_DSP_B
:
555 can_invert_lrclk
= 0;
556 aifb
|= WM8580_AIF_FMT_DSP
;
557 aifb
|= WM8580_AIF_LRP
;
563 switch (fmt
& SND_SOC_DAIFMT_INV_MASK
) {
564 case SND_SOC_DAIFMT_NB_NF
:
567 case SND_SOC_DAIFMT_IB_IF
:
568 if (!can_invert_lrclk
)
570 aifb
|= WM8580_AIF_BCP
;
571 aifb
|= WM8580_AIF_LRP
;
574 case SND_SOC_DAIFMT_IB_NF
:
575 aifb
|= WM8580_AIF_BCP
;
578 case SND_SOC_DAIFMT_NB_IF
:
579 if (!can_invert_lrclk
)
581 aifb
|= WM8580_AIF_LRP
;
588 snd_soc_write(codec
, WM8580_PAIF1
+ codec_dai
->id
, aifa
);
589 snd_soc_write(codec
, WM8580_PAIF3
+ codec_dai
->id
, aifb
);
594 static int wm8580_set_dai_clkdiv(struct snd_soc_dai
*codec_dai
,
597 struct snd_soc_codec
*codec
= codec_dai
->codec
;
602 reg
= snd_soc_read(codec
, WM8580_PLLB4
);
603 reg
&= ~WM8580_PLLB4_MCLKOUTSRC_MASK
;
606 case WM8580_CLKSRC_MCLK
:
610 case WM8580_CLKSRC_PLLA
:
611 reg
|= WM8580_PLLB4_MCLKOUTSRC_PLLA
;
613 case WM8580_CLKSRC_PLLB
:
614 reg
|= WM8580_PLLB4_MCLKOUTSRC_PLLB
;
617 case WM8580_CLKSRC_OSC
:
618 reg
|= WM8580_PLLB4_MCLKOUTSRC_OSC
;
624 snd_soc_write(codec
, WM8580_PLLB4
, reg
);
627 case WM8580_DAC_CLKSEL
:
628 reg
= snd_soc_read(codec
, WM8580_CLKSEL
);
629 reg
&= ~WM8580_CLKSEL_DAC_CLKSEL_MASK
;
632 case WM8580_CLKSRC_MCLK
:
635 case WM8580_CLKSRC_PLLA
:
636 reg
|= WM8580_CLKSEL_DAC_CLKSEL_PLLA
;
639 case WM8580_CLKSRC_PLLB
:
640 reg
|= WM8580_CLKSEL_DAC_CLKSEL_PLLB
;
646 snd_soc_write(codec
, WM8580_CLKSEL
, reg
);
649 case WM8580_CLKOUTSRC
:
650 reg
= snd_soc_read(codec
, WM8580_PLLB4
);
651 reg
&= ~WM8580_PLLB4_CLKOUTSRC_MASK
;
654 case WM8580_CLKSRC_NONE
:
657 case WM8580_CLKSRC_PLLA
:
658 reg
|= WM8580_PLLB4_CLKOUTSRC_PLLACLK
;
661 case WM8580_CLKSRC_PLLB
:
662 reg
|= WM8580_PLLB4_CLKOUTSRC_PLLBCLK
;
665 case WM8580_CLKSRC_OSC
:
666 reg
|= WM8580_PLLB4_CLKOUTSRC_OSCCLK
;
672 snd_soc_write(codec
, WM8580_PLLB4
, reg
);
682 static int wm8580_digital_mute(struct snd_soc_dai
*codec_dai
, int mute
)
684 struct snd_soc_codec
*codec
= codec_dai
->codec
;
687 reg
= snd_soc_read(codec
, WM8580_DAC_CONTROL5
);
690 reg
|= WM8580_DAC_CONTROL5_MUTEALL
;
692 reg
&= ~WM8580_DAC_CONTROL5_MUTEALL
;
694 snd_soc_write(codec
, WM8580_DAC_CONTROL5
, reg
);
699 static int wm8580_set_bias_level(struct snd_soc_codec
*codec
,
700 enum snd_soc_bias_level level
)
704 case SND_SOC_BIAS_ON
:
705 case SND_SOC_BIAS_PREPARE
:
708 case SND_SOC_BIAS_STANDBY
:
709 if (codec
->bias_level
== SND_SOC_BIAS_OFF
) {
710 /* Power up and get individual control of the DACs */
711 reg
= snd_soc_read(codec
, WM8580_PWRDN1
);
712 reg
&= ~(WM8580_PWRDN1_PWDN
| WM8580_PWRDN1_ALLDACPD
);
713 snd_soc_write(codec
, WM8580_PWRDN1
, reg
);
715 /* Make VMID high impedence */
716 reg
= snd_soc_read(codec
, WM8580_ADC_CONTROL1
);
718 snd_soc_write(codec
, WM8580_ADC_CONTROL1
, reg
);
722 case SND_SOC_BIAS_OFF
:
723 reg
= snd_soc_read(codec
, WM8580_PWRDN1
);
724 snd_soc_write(codec
, WM8580_PWRDN1
, reg
| WM8580_PWRDN1_PWDN
);
727 codec
->bias_level
= level
;
731 #define WM8580_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
732 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
734 static struct snd_soc_dai_ops wm8580_dai_ops_playback
= {
735 .hw_params
= wm8580_paif_hw_params
,
736 .set_fmt
= wm8580_set_paif_dai_fmt
,
737 .set_clkdiv
= wm8580_set_dai_clkdiv
,
738 .set_pll
= wm8580_set_dai_pll
,
739 .digital_mute
= wm8580_digital_mute
,
742 static struct snd_soc_dai_ops wm8580_dai_ops_capture
= {
743 .hw_params
= wm8580_paif_hw_params
,
744 .set_fmt
= wm8580_set_paif_dai_fmt
,
745 .set_clkdiv
= wm8580_set_dai_clkdiv
,
746 .set_pll
= wm8580_set_dai_pll
,
749 struct snd_soc_dai wm8580_dai
[] = {
751 .name
= "WM8580 PAIFRX",
754 .stream_name
= "Playback",
757 .rates
= SNDRV_PCM_RATE_8000_192000
,
758 .formats
= WM8580_FORMATS
,
760 .ops
= &wm8580_dai_ops_playback
,
763 .name
= "WM8580 PAIFTX",
766 .stream_name
= "Capture",
769 .rates
= SNDRV_PCM_RATE_8000_192000
,
770 .formats
= WM8580_FORMATS
,
772 .ops
= &wm8580_dai_ops_capture
,
775 EXPORT_SYMBOL_GPL(wm8580_dai
);
777 static struct snd_soc_codec
*wm8580_codec
;
779 static int wm8580_probe(struct platform_device
*pdev
)
781 struct snd_soc_device
*socdev
= platform_get_drvdata(pdev
);
782 struct snd_soc_codec
*codec
;
785 if (wm8580_codec
== NULL
) {
786 dev_err(&pdev
->dev
, "Codec device not registered\n");
790 socdev
->card
->codec
= wm8580_codec
;
791 codec
= wm8580_codec
;
794 ret
= snd_soc_new_pcms(socdev
, SNDRV_DEFAULT_IDX1
, SNDRV_DEFAULT_STR1
);
796 dev_err(codec
->dev
, "failed to create pcms: %d\n", ret
);
800 snd_soc_add_controls(codec
, wm8580_snd_controls
,
801 ARRAY_SIZE(wm8580_snd_controls
));
802 wm8580_add_widgets(codec
);
803 ret
= snd_soc_init_card(socdev
);
805 dev_err(codec
->dev
, "failed to register card: %d\n", ret
);
812 snd_soc_free_pcms(socdev
);
813 snd_soc_dapm_free(socdev
);
818 /* power down chip */
819 static int wm8580_remove(struct platform_device
*pdev
)
821 struct snd_soc_device
*socdev
= platform_get_drvdata(pdev
);
823 snd_soc_free_pcms(socdev
);
824 snd_soc_dapm_free(socdev
);
829 struct snd_soc_codec_device soc_codec_dev_wm8580
= {
830 .probe
= wm8580_probe
,
831 .remove
= wm8580_remove
,
833 EXPORT_SYMBOL_GPL(soc_codec_dev_wm8580
);
835 static int wm8580_register(struct wm8580_priv
*wm8580
,
836 enum snd_soc_control_type control
)
839 struct snd_soc_codec
*codec
= &wm8580
->codec
;
842 dev_err(codec
->dev
, "Another WM8580 is registered\n");
847 mutex_init(&codec
->mutex
);
848 INIT_LIST_HEAD(&codec
->dapm_widgets
);
849 INIT_LIST_HEAD(&codec
->dapm_paths
);
851 codec
->private_data
= wm8580
;
852 codec
->name
= "WM8580";
853 codec
->owner
= THIS_MODULE
;
854 codec
->bias_level
= SND_SOC_BIAS_OFF
;
855 codec
->set_bias_level
= wm8580_set_bias_level
;
856 codec
->dai
= wm8580_dai
;
857 codec
->num_dai
= ARRAY_SIZE(wm8580_dai
);
858 codec
->reg_cache_size
= ARRAY_SIZE(wm8580
->reg_cache
);
859 codec
->reg_cache
= &wm8580
->reg_cache
;
861 memcpy(codec
->reg_cache
, wm8580_reg
, sizeof(wm8580_reg
));
863 ret
= snd_soc_codec_set_cache_io(codec
, 7, 9, control
);
865 dev_err(codec
->dev
, "Failed to set cache I/O: %d\n", ret
);
869 for (i
= 0; i
< ARRAY_SIZE(wm8580
->supplies
); i
++)
870 wm8580
->supplies
[i
].supply
= wm8580_supply_names
[i
];
872 ret
= regulator_bulk_get(codec
->dev
, ARRAY_SIZE(wm8580
->supplies
),
875 dev_err(codec
->dev
, "Failed to request supplies: %d\n", ret
);
879 ret
= regulator_bulk_enable(ARRAY_SIZE(wm8580
->supplies
),
882 dev_err(codec
->dev
, "Failed to enable supplies: %d\n", ret
);
883 goto err_regulator_get
;
886 /* Get the codec into a known state */
887 ret
= snd_soc_write(codec
, WM8580_RESET
, 0);
889 dev_err(codec
->dev
, "Failed to reset codec: %d\n", ret
);
890 goto err_regulator_enable
;
893 for (i
= 0; i
< ARRAY_SIZE(wm8580_dai
); i
++)
894 wm8580_dai
[i
].dev
= codec
->dev
;
896 wm8580_set_bias_level(codec
, SND_SOC_BIAS_STANDBY
);
898 wm8580_codec
= codec
;
900 ret
= snd_soc_register_codec(codec
);
902 dev_err(codec
->dev
, "Failed to register codec: %d\n", ret
);
903 goto err_regulator_enable
;
906 ret
= snd_soc_register_dais(wm8580_dai
, ARRAY_SIZE(wm8580_dai
));
908 dev_err(codec
->dev
, "Failed to register DAI: %d\n", ret
);
915 snd_soc_unregister_codec(codec
);
916 err_regulator_enable
:
917 regulator_bulk_disable(ARRAY_SIZE(wm8580
->supplies
), wm8580
->supplies
);
919 regulator_bulk_free(ARRAY_SIZE(wm8580
->supplies
), wm8580
->supplies
);
925 static void wm8580_unregister(struct wm8580_priv
*wm8580
)
927 wm8580_set_bias_level(&wm8580
->codec
, SND_SOC_BIAS_OFF
);
928 snd_soc_unregister_dais(wm8580_dai
, ARRAY_SIZE(wm8580_dai
));
929 snd_soc_unregister_codec(&wm8580
->codec
);
930 regulator_bulk_disable(ARRAY_SIZE(wm8580
->supplies
), wm8580
->supplies
);
931 regulator_bulk_free(ARRAY_SIZE(wm8580
->supplies
), wm8580
->supplies
);
936 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
937 static int wm8580_i2c_probe(struct i2c_client
*i2c
,
938 const struct i2c_device_id
*id
)
940 struct wm8580_priv
*wm8580
;
941 struct snd_soc_codec
*codec
;
943 wm8580
= kzalloc(sizeof(struct wm8580_priv
), GFP_KERNEL
);
947 codec
= &wm8580
->codec
;
949 i2c_set_clientdata(i2c
, wm8580
);
950 codec
->control_data
= i2c
;
952 codec
->dev
= &i2c
->dev
;
954 return wm8580_register(wm8580
, SND_SOC_I2C
);
957 static int wm8580_i2c_remove(struct i2c_client
*client
)
959 struct wm8580_priv
*wm8580
= i2c_get_clientdata(client
);
960 wm8580_unregister(wm8580
);
965 static int wm8580_i2c_suspend(struct i2c_client
*client
, pm_message_t msg
)
967 return snd_soc_suspend_device(&client
->dev
);
970 static int wm8580_i2c_resume(struct i2c_client
*client
)
972 return snd_soc_resume_device(&client
->dev
);
975 #define wm8580_i2c_suspend NULL
976 #define wm8580_i2c_resume NULL
979 static const struct i2c_device_id wm8580_i2c_id
[] = {
983 MODULE_DEVICE_TABLE(i2c
, wm8580_i2c_id
);
985 static struct i2c_driver wm8580_i2c_driver
= {
988 .owner
= THIS_MODULE
,
990 .probe
= wm8580_i2c_probe
,
991 .remove
= wm8580_i2c_remove
,
992 .suspend
= wm8580_i2c_suspend
,
993 .resume
= wm8580_i2c_resume
,
994 .id_table
= wm8580_i2c_id
,
998 static int __init
wm8580_modinit(void)
1002 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1003 ret
= i2c_add_driver(&wm8580_i2c_driver
);
1005 pr_err("Failed to register WM8580 I2C driver: %d\n", ret
);
1011 module_init(wm8580_modinit
);
1013 static void __exit
wm8580_exit(void)
1015 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1016 i2c_del_driver(&wm8580_i2c_driver
);
1019 module_exit(wm8580_exit
);
1021 MODULE_DESCRIPTION("ASoC WM8580 driver");
1022 MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
1023 MODULE_LICENSE("GPL");