drivers/i2c/busses/i2c-ibm_iic.h

   1 /*
   2  * drivers/i2c/busses/i2c-ibm_iic.h
   3  *
   4  * Support for the IIC peripheral on IBM PPC 4xx
   5  *
   6  * Copyright (c) 2003 Zultys Technologies.
   7  * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
   8  *
   9  * Based on original work by
  10  *      Ian DaSilva  <idasilva@mvista.com>
  11  *      Armin Kuster <akuster@mvista.com>
  12  *      Matt Porter  <mporter@mvista.com>
  13  *
  14  *      Copyright 2000-2003 MontaVista Software Inc.
  15  *
  16  * This program is free software; you can redistribute  it and/or modify it
  17  * under  the terms of  the GNU General  Public License as published by the
  18  * Free Software Foundation;  either version 2 of the  License, or (at your
  19  * option) any later version.
  20  *
  21  */
  22 #ifndef __I2C_IBM_IIC_H_
  23 #define __I2C_IBM_IIC_H_
  24
  25 #include <linux/i2c.h>
  26
  27 struct iic_regs {
  28         u16 mdbuf;
  29         u16 sbbuf;
  30         u8 lmadr;
  31         u8 hmadr;
  32         u8 cntl;
  33         u8 mdcntl;
  34         u8 sts;
  35         u8 extsts;
  36         u8 lsadr;
  37         u8 hsadr;
  38         u8 clkdiv;
  39         u8 intmsk;
  40         u8 xfrcnt;
  41         u8 xtcntlss;
  42         u8 directcntl;
  43 };
  44
  45 struct ibm_iic_private {
  46         struct i2c_adapter adap;
  47         volatile struct iic_regs __iomem *vaddr;
  48         wait_queue_head_t wq;
  49         int idx;
  50         int irq;
  51         int fast_mode;
  52         u8  clckdiv;
  53 };
  54
  55 /* IICx_CNTL register */
  56 #define CNTL_HMT        0x80
  57 #define CNTL_AMD        0x40
  58 #define CNTL_TCT_MASK   0x30
  59 #define CNTL_TCT_SHIFT  4
  60 #define CNTL_RPST       0x08
  61 #define CNTL_CHT        0x04
  62 #define CNTL_RW         0x02
  63 #define CNTL_PT         0x01
  64
  65 /* IICx_MDCNTL register */
  66 #define MDCNTL_FSDB     0x80
  67 #define MDCNTL_FMDB     0x40
  68 #define MDCNTL_EGC      0x20
  69 #define MDCNTL_FSM      0x10
  70 #define MDCNTL_ESM      0x08
  71 #define MDCNTL_EINT     0x04
  72 #define MDCNTL_EUBS     0x02
  73 #define MDCNTL_HSCL     0x01
  74
  75 /* IICx_STS register */
  76 #define STS_SSS         0x80
  77 #define STS_SLPR        0x40
  78 #define STS_MDBS        0x20
  79 #define STS_MDBF        0x10
  80 #define STS_SCMP        0x08
  81 #define STS_ERR         0x04
  82 #define STS_IRQA        0x02
  83 #define STS_PT          0x01
  84
  85 /* IICx_EXTSTS register */
  86 #define EXTSTS_IRQP     0x80
  87 #define EXTSTS_BCS_MASK 0x70
  88 #define   EXTSTS_BCS_FREE  0x40
  89 #define EXTSTS_IRQD     0x08
  90 #define EXTSTS_LA       0x04
  91 #define EXTSTS_ICT      0x02
  92 #define EXTSTS_XFRA     0x01
  93
  94 /* IICx_INTRMSK register */
  95 #define INTRMSK_EIRC    0x80
  96 #define INTRMSK_EIRS    0x40
  97 #define INTRMSK_EIWC    0x20
  98 #define INTRMSK_EIWS    0x10
  99 #define INTRMSK_EIHE    0x08
 100 #define INTRMSK_EIIC    0x04
 101 #define INTRMSK_EITA    0x02
 102 #define INTRMSK_EIMTC   0x01
 103
 104 /* IICx_XFRCNT register */
 105 #define XFRCNT_MTC_MASK 0x07
 106
 107 /* IICx_XTCNTLSS register */
 108 #define XTCNTLSS_SRC    0x80
 109 #define XTCNTLSS_SRS    0x40
 110 #define XTCNTLSS_SWC    0x20
 111 #define XTCNTLSS_SWS    0x10
 112 #define XTCNTLSS_SRST   0x01
 113
 114 /* IICx_DIRECTCNTL register */
 115 #define DIRCNTL_SDAC    0x08
 116 #define DIRCNTL_SCC     0x04
 117 #define DIRCNTL_MSDA    0x02
 118 #define DIRCNTL_MSC     0x01
 119
 120 /* Check if we really control the I2C bus and bus is free */
 121 #define DIRCTNL_FREE(v) (((v) & 0x0f) == 0x0f)
 122
 123 #endif /* __I2C_IBM_IIC_H_ */