1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2023 Loongson Technology Corporation Limited
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/clock/loongson,ls2k-clk.h>
20 compatible = "loongson,la264";
23 clocks = <&clk LOONGSON2_NODE_CLK>;
27 ref_100m: clock-ref-100m {
28 compatible = "fixed-clock";
30 clock-frequency = <100000000>;
31 clock-output-names = "ref_100m";
34 cpuintc: interrupt-controller {
35 compatible = "loongson,cpu-interrupt-controller";
36 #interrupt-cells = <1>;
42 polling-delay-passive = <1000>;
43 polling-delay = <5000>;
44 thermal-sensors = <&tsensor 0>;
48 temperature = <33000>;
54 temperature = <85000>;
63 compatible = "simple-bus";
64 ranges = <0x0 0x10000000 0x0 0x10000000 0x0 0x10000000>,
65 <0x0 0x02000000 0x0 0x02000000 0x0 0x02000000>,
66 <0x0 0x20000000 0x0 0x20000000 0x0 0x10000000>,
67 <0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>,
68 <0xfe 0x0 0xfe 0x0 0x0 0x40000000>;
76 ranges = <1 0x0 0x0 0x16400000 0x4000>;
79 clk: clock-controller@1fe10400 {
80 compatible = "loongson,ls2k0500-clk";
81 reg = <0x0 0x1fe10400 0x0 0x2c>;
84 clock-names = "ref_100m";
87 dma-controller@1fe10c00 {
88 compatible = "loongson,ls2k0500-apbdma", "loongson,ls2k1000-apbdma";
89 reg = <0 0x1fe10c00 0 0x8>;
90 interrupt-parent = <&eiointc>;
92 clocks = <&clk LOONGSON2_APB_CLK>;
97 dma-controller@1fe10c10 {
98 compatible = "loongson,ls2k0500-apbdma", "loongson,ls2k1000-apbdma";
99 reg = <0 0x1fe10c10 0 0x8>;
100 interrupt-parent = <&eiointc>;
102 clocks = <&clk LOONGSON2_APB_CLK>;
107 dma-controller@1fe10c20 {
108 compatible = "loongson,ls2k0500-apbdma", "loongson,ls2k1000-apbdma";
109 reg = <0 0x1fe10c20 0 0x8>;
110 interrupt-parent = <&eiointc>;
112 clocks = <&clk LOONGSON2_APB_CLK>;
117 dma-controller@1fe10c30 {
118 compatible = "loongson,ls2k0500-apbdma", "loongson,ls2k1000-apbdma";
119 reg = <0 0x1fe10c30 0 0x8>;
120 interrupt-parent = <&eiointc>;
122 clocks = <&clk LOONGSON2_APB_CLK>;
127 liointc0: interrupt-controller@1fe11400 {
128 compatible = "loongson,liointc-2.0";
129 reg = <0x0 0x1fe11400 0x0 0x40>,
130 <0x0 0x1fe11040 0x0 0x8>;
131 reg-names = "main", "isr0";
133 interrupt-controller;
134 #interrupt-cells = <2>;
135 interrupt-parent = <&cpuintc>;
137 interrupt-names = "int0";
139 loongson,parent_int_map = <0xffffffff>, /* int0 */
140 <0x00000000>, /* int1 */
141 <0x00000000>, /* int2 */
142 <0x00000000>; /* int3 */
145 liointc1: interrupt-controller@1fe11440 {
146 compatible = "loongson,liointc-2.0";
147 reg = <0x0 0x1fe11440 0x0 0x40>,
148 <0x0 0x1fe11048 0x0 0x8>;
149 reg-names = "main", "isr0";
151 interrupt-controller;
152 #interrupt-cells = <2>;
153 interrupt-parent = <&cpuintc>;
155 interrupt-names = "int2";
157 loongson,parent_int_map = <0x00000000>, /* int0 */
158 <0x00000000>, /* int1 */
159 <0xffffffff>, /* int2 */
160 <0x00000000>; /* int3 */
163 eiointc: interrupt-controller@1fe11600 {
164 compatible = "loongson,ls2k0500-eiointc";
165 reg = <0x0 0x1fe11600 0x0 0xea00>;
166 interrupt-controller;
167 #interrupt-cells = <1>;
168 interrupt-parent = <&cpuintc>;
172 gmac0: ethernet@1f020000 {
173 compatible = "snps,dwmac-3.70a";
174 reg = <0x0 0x1f020000 0x0 0x10000>;
175 interrupt-parent = <&liointc0>;
176 interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
177 interrupt-names = "macirq";
181 gmac1: ethernet@1f030000 {
182 compatible = "snps,dwmac-3.70a";
183 reg = <0x0 0x1f030000 0x0 0x10000>;
184 interrupt-parent = <&liointc0>;
185 interrupts = <14 IRQ_TYPE_LEVEL_HIGH>;
186 interrupt-names = "macirq";
190 sata: sata@1f040000 {
191 compatible = "snps,spear-ahci";
192 reg = <0x0 0x1f040000 0x0 0x10000>;
193 interrupt-parent = <&eiointc>;
198 ehci0: usb@1f050000 {
199 compatible = "generic-ehci";
200 reg = <0x0 0x1f050000 0x0 0x8000>;
201 interrupt-parent = <&eiointc>;
206 ohci0: usb@1f058000 {
207 compatible = "generic-ohci";
208 reg = <0x0 0x1f058000 0x0 0x8000>;
209 interrupt-parent = <&eiointc>;
214 tsensor: thermal-sensor@1fe11500 {
215 compatible = "loongson,ls2k0500-thermal", "loongson,ls2k1000-thermal";
216 reg = <0x0 0x1fe11500 0x0 0x30>;
217 interrupt-parent = <&liointc0>;
218 interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
219 #thermal-sensor-cells = <1>;
222 uart0: serial@1ff40800 {
223 compatible = "ns16550a";
224 reg = <0x0 0x1ff40800 0x0 0x10>;
225 clock-frequency = <100000000>;
226 interrupt-parent = <&eiointc>;
233 compatible = "loongson,ls2k-i2c";
234 reg = <0x0 0x1ff48000 0x0 0x0800>;
235 interrupt-parent = <&eiointc>;
241 compatible = "loongson,ls2k-i2c";
242 reg = <0x0 0x1ff48800 0x0 0x0800>;
243 interrupt-parent = <&eiointc>;
249 compatible = "loongson,ls2k-i2c";
250 reg = <0x0 0x1ff49000 0x0 0x0800>;
251 interrupt-parent = <&eiointc>;
257 compatible = "loongson,ls2k-i2c";
258 reg = <0x0 0x1ff49800 0x0 0x0800>;
259 interrupt-parent = <&eiointc>;
265 compatible = "loongson,ls2k-i2c";
266 reg = <0x0 0x1ff4a000 0x0 0x0800>;
267 interrupt-parent = <&eiointc>;
273 compatible = "loongson,ls2k-i2c";
274 reg = <0x0 0x1ff4a800 0x0 0x0800>;
275 interrupt-parent = <&eiointc>;
280 pmc: power-management@1ff6c000 {
281 compatible = "loongson,ls2k0500-pmc", "syscon";
282 reg = <0x0 0x1ff6c000 0x0 0x58>;
283 interrupt-parent = <&eiointc>;
285 loongson,suspend-address = <0x0 0x1c000500>;
288 compatible = "syscon-reboot";
294 compatible = "syscon-poweroff";
303 compatible = "loongson,ls2k0500-rtc", "loongson,ls7a-rtc";
304 reg = <0x0 0x1ff6c100 0x0 0x100>;
305 interrupt-parent = <&eiointc>;
311 compatible = "loongson,ls2k-pci";
312 reg = <0x0 0x1a000000 0x0 0x02000000>,
313 <0xfe 0x0 0x0 0x20000000>;
314 #address-cells = <3>;
317 bus-range = <0x0 0x5>;
318 ranges = <0x01000000 0x0 0x00004000 0x0 0x16404000 0x0 0x00004000>,
319 <0x02000000 0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>;
322 reg = <0x0000 0x0 0x0 0x0 0x0>;
323 #address-cells = <3>;
326 interrupt-parent = <&eiointc>;
327 #interrupt-cells = <1>;
328 interrupt-map-mask = <0x0 0x0 0x0 0x0>;
329 interrupt-map = <0x0 0x0 0x0 0x0 &eiointc 81>;
334 reg = <0x0800 0x0 0x0 0x0 0x0>;
335 #address-cells = <3>;
338 interrupt-parent = <&eiointc>;
339 #interrupt-cells = <1>;
340 interrupt-map-mask = <0x0 0x0 0x0 0x0>;
341 interrupt-map = <0x0 0x0 0x0 0x0 &eiointc 82>;